Split-output-based Radiation Tolerant Circuit Design Approach



In this chapter, another radiation tolerant combinational circuit design approach is presented for combinational designs. This approach is called the split-output-based hardening approach. This hardening approach exploits the fact that if a gate is implemented using only PMOS (NMOS) transistors, then a radiation particle strike can result only in logic 0–1 (1–0) transients. Based on this observation, radiation hardened variants of regular static CMOS gates are derived. Split-output-based radiation hardened gates exhibit an extremely high degree of radiation tolerance, which is validated at the circuit level. Hence, this approach is suitable for hardening against medium and high energy radiation particles. Using these split-output gates, circuit level hardening is performed based on logical masking, to selectively harden those gates in a circuit, which contribute maximally to the soft error failure rate of the circuit. The gates whose outputs have a low probability of being logically masked are replaced by their radiation tolerant counterparts, such that the digital design achieves a soft error rate reduction of a desired amount (typically 90%). The split-output-based hardening approach is able to harden combinational circuits with a modest layout area and delay penalty.


Soft Error NMOS Transistor PMOS Transistor Node Voltage Critical Charge 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    S. Whitaker, J. Canaris, and K. Liu, “SEU hardened memory cells for a CCSDIS Reed Solomon encoder,” IEEE Transactions on Nuclear Science, vol. 38, no. 6, pp. 1471–1477, 1991.CrossRefGoogle Scholar
  2. 2.
    M. N. Liu and S. Whitaker, “Low power SEU immune CMOS memory circuits,” IEEE Transactions on Nuclear Science, vol. 36, no. 6, pp. 1679–1684, 1992.CrossRefGoogle Scholar
  3. 3.
    J. Canaris, “An SEU immune logic family,” in Proc. of the NASA Symposium on VLSI Design, Oct 1991, pp. 2.3.1–2.3.11.Google Scholar
  4. 4.
    E. J. Nowak, “Maintaining the benefits of CMOS scaling when scaling bogs down,” IBM Journal of Research and Development, vol. 46, no. 2-3, pp. 169–186, 2002.CrossRefGoogle Scholar
  5. 5.
    Nanoscale integration and modeling (NIMO) group (2007), ASU Predictive Technology Model [On-line], Available: http://www.eas.asu.edu/~ptm.
  6. 6.
    Q. Zhou and K. Mohanram, “Gate sizing to radiation harden combinational logic,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 1, pp. 155–166, Jan. 2006.Google Scholar
  7. 7.
    ECSS: European cooperation for space standardization, Energetic particle radiation, May 2008, Available: http://www.spenvis.oma.be/spenvis/ecss/ecss09/ecss09.html.
  8. 8.
    J. Feynman, G. Spitale, J. Wang, and S. Gabriel, “Interplanetary proton fluence model: Jpl 1991,” J. Geophys. Res., vol. 98, pp. 13281–13294, 1993.CrossRefGoogle Scholar
  9. 9.
    Cadence Design Systems, Inc., San Jose, CA, Envisia Silicon Ensemble Place-and-route Reference Manuals, Nov 1999.Google Scholar
  10. 10.
    C. Nagpal, R. Garg, and S. P. Khatri, “A delay-efficient radiation-hard digital design approach using CWSP elements,” in Proc. of the Conf. on Design Automation and Test in Europe, March 2008, pp. 354–359.Google Scholar

Copyright information

© Springer-Verlag US 2010

Authors and Affiliations

  1. 1.HillsboroUSA
  2. 2.Department of Electrical and Computer EngineeringTexas A & M UniversityCollege StationUSA

Personalised recommendations