# Analytical Determination of Radiation-induced Pulse Width in Combinational Circuits

## Abstract

In this chapter, an approach is developed to analyze the effect of radiation-induced transients in combinational circuits. Efficient and accurate models for radiation-induced transients are required to evaluate the radiation tolerance of a circuit. A radiation particle strikes at a node may result in a voltage glitch. The pulse width of this voltage glitch is a good measure of radiation robustness of a design. Thus, an analytical model to estimate the pulse width of the radiation-induced voltage glitch in combinational designs is presented in this chapter. In this approach, a piecewise linear transistor *I* _{DS} model is used, and the effect of the ion track establishment constant (τ_{β}) of the radiation-induced current pulse is considered. Both these factors improve the accuracy (in comparison with the previous approaches) of the analytical model for the pulse width computation. The model is applicable to any logic gate, with arbitrary gate size and loading, and with different amounts of charge collected due to the radiation strike. The model can be used to quickly (1,000 ×faster than SPICE simulations) determine the susceptible gates in a design (the gates where a radiation particle strike can result in a voltage glitch with a positive pulse width). The most susceptible gates can then be protected using circuit hardening approaches, based on the degree of hardening desired.

## Keywords

Pulse Width PMOS Transistor Combinational Circuit Node Voltage Initial Condition Versus## Preview

Unable to display preview. Download preview PDF.

## References

- 1.Q. Zhou and K. Mohanram, “Gate sizing to radiation harden combinational logic,”
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 1, pp. 155–166, Jan. 2006.CrossRefGoogle Scholar - 2.K. Mohanram and N. A. Touba, “Cost-effective approach for reducing soft error failure rate in logic circuits,” in
*Proc. of the Intl. Test Conf.*, 2003, pp. 893–901.Google Scholar - 3.T. Heijmen and A. Nieuwland, “Soft-error rate testing of deep-submicron integrated circuits,” in
*Proc. of the IEEE European Test Symposium*, 2006, pp. 247–252.Google Scholar - 4.K. Mohanram, “Closed-form simulation and robustness models for SEU-tolerant design,” in
*Proc. of the VLSI Test Symposium*, 2005, pp. 327–333.Google Scholar - 5.P. Dahlgren and P. Liden, “A switch-level algorithm for simulation of transients in combinational logic,” in
*Proc. of the Intl. Symposium on Fault-Tolerant Computing*, June 1995, pp. 207–216.Google Scholar - 6.P. E. Dodd and L. W. Massengill, “Basic mechanisms and modeling of single-event upset in digital microelectronics,”
*IEEE Transactions on Nuclear Science*, vol. 50, no. 3, pp. 583– 602, 2003.CrossRefGoogle Scholar - 7.Nanoscale integration and modeling (NIMO) group (2007),
*ASU Predictive Technology Model [On-line]*, Available: http://www.eas.asu.edu/∼ptm. - 8.E. Seevinck, F. J. List, and J. Lohstroh, “Static-noise margin analysis of MOS SRAM cells,”
*IEEE Journal of Solid-State Circuits*, vol. SC-22, no. 5, pp. 748–754, Oct. 1987.CrossRefGoogle Scholar - 9.T. May and M. Woods, “Alpha-particle-induced soft errors in dynamic memories,”
*IEEE Transaction on Electron Devices*, vol. ED-26, pp. 2–9, Jan 1979.CrossRefGoogle Scholar - 10.J. Pickle and J. Blandford, “CMOS RAM cosmic-ray-induced error rate analysis,”
*IEEE Transactions on Nuclear Science*, vol. NS-29, pp. 3962–3967, 1981.CrossRefGoogle Scholar - 11.H. Cha, E. M. Rudnick, J. H. Patel, R. K. Iyer, and G. S. Choi, “A gate-level simulation environment for alpha-particle-induced transient faults,”
*IEEE Transactions on Computers*, vol. 45, no. 11, pp. 1248–1256, 1996.MATHCrossRefGoogle Scholar - 12.A. Dharchoudhury, S. M. Kang, H. Cha, and J. H. Patel, “Fast timing simulation of transient faults in digital circuits,” in
*Proc. of the Intl. Conf. on Computer-Aided Design*, 1994, pp. 719–722.Google Scholar - 13.P. E. Dodd, F. W. Sexton, and P. S. Winokur, “Three-dimensional simulation of charge collection and multiple-bit upset in Si devices,”
*IEEE Transactions on Nuclear Science*, vol. 41, pp. 2005–2017, 1994.CrossRefGoogle Scholar - 14.P. E. Dodd, M. R. Shaneyfelt, and F. W. Sexton, “Charge collection and SEU from angled ion strikes,”
*IEEE Transactions on Nuclear Science*, vol. 44, pp. 2256–2265, 1997.CrossRefGoogle Scholar - 15.G. Messenger, “Collection of charge on junction nodes from ion tracks,”
*IEEE Transactions on Nuclear Science*, vol. 29, no. 6, pp. 2024–2031, 1982.CrossRefGoogle Scholar - 16.H. Cha, E. M. Rudnick, G. S. Choi, J. H. Patel, and R. K. Iyer, “A fast and accurate gate-level transient fault simulation environment,” in
*Proc. of the Symposium on Fault-Tolerant Computing*, 1993, pp. 310–319.Google Scholar - 17.C. Zhao, X. Bai, and S. Dey, “A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits,” in
*Proc. of the Design Automation Conf.*, 2004, pp. 894–899.Google Scholar - 18.Y. Shih and S. Kang, “Analytic transient solution of general MOS circuit primitives,”
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 11, no. 6, pp. 719–731, 1992.CrossRefGoogle Scholar - 19.C. Kashyap, C. Amin, N. Menezes, and E. Chiprout, “A nonlinear cell macromodel for digital applications,” in
*Proc. of the Intl. Conf. on Computer-Aided Design*, 2007, pp. 678–685.Google Scholar - 20.L. Nagel, “Spice: A computer program to simulate computer circuits,” in
*University of California, Berkeley UCB/ERL Memo M520*, May 1995.Google Scholar