Test Strategies for Gated Clock Designs

  • Brion Keller
  • Krishna Chakravadhanula


One of the ways often used to design for low-power consumption during functional operation in CMOS devices is to gate off clocks to areas of logic not needed for the current state of operation. By gating off clocks to state elements that are known to not need updating, the dynamic switching current can be reduced compared with allowing state elements to update when you don’t care what they contain. When clocks are gated, some amount of DFT is necessary to ensure ATPG can be used to create meaningful tests. This chapter describes some of the DFT approaches that can be applied so ATPG can deal with gated clocks. In addition, this chapter explores ways in which functional clock gating may be exploited to help reduce power during test.


State Element Clock Signal Switching Activity Functional Operation Test Cube 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. Agarwal K, Vooka S, Ravi S, Parekhji R, Gill AS (2008) Power analysis and reduction techniques for transition fault testing. Proc Asian Test Symp 403–408Google Scholar
  2. Benini L, Siegel P, De Micheli G (1994) Saving power by synthesizing gated clocks for sequential circuits. IEEE Design Test Comp 11(4):32–41CrossRefGoogle Scholar
  3. Chickermane V, Gallagher P, Sage J, Yuan P, Chakravadhanula K (2008) A power-aware test methodology for multi-supply multi-voltage designs. Proc Int Test Conf, Paper 9.1Google Scholar
  4. Czysz D, Kassab M, Lin X, Mrugalski G, Rajski J, Tyszer J (2008) Low power scan shift and capture in the EDT environment. Proc Int Test Conf, Paper 13.2Google Scholar
  5. Donno M, Macii E, Mazzoni L (2004) Power-aware clock tree planning. Proc Int Symp Phys Design 138–147Google Scholar
  6. Engel JJ, Guzowski TS, Hunt A, Lackey DE, Pickup LD, Proctor RA, Reynolds K, Rincon AM, Stauffer DR (1996) Design methodology for IBM ASIC products. IBM J Res Dev 40(4):387–406CrossRefGoogle Scholar
  7. Furukawa H, Wen X, Yamato Y, Kajihara S, Girard P, Wang LT, Tehranipoor M (2008) CTX: A clock-gating-based test relaxation and X-filling scheme for reducing yield loss risk in at-speed scan testing. Proc Asian Test Symp 397–402Google Scholar
  8. Gerstendorfer S, Wunderlich HJ (1999) Minimized power consumption for scan-based BIST. Proc Int Test Conf 77–84Google Scholar
  9. Girard P (2000) Low power testing of VLSI circuits: problems and solutions. Proc Int Symp Quality Electron Design 173–179Google Scholar
  10. Illman R, Keller B, Bhatia S (2007) A review of power strategies for DFT and ATPG. Proc Eur Test SympGoogle Scholar
  11. Illman R, Keller B, Gallagher P (2008) ATPG power reduction using clock gate “default” constraints. Proc First Int Workshop Implications Low Power Design Test Reliability 45–46Google Scholar
  12. Iyengar V, Grise G, Taylor M (2006) A flexible and scalable methodology for GHz-speed structural test. Proc Design Automat Conf 314–319Google Scholar
  13. Keller B (2005) Clock gating support for low power test. Intern Cadence Specification DocGoogle Scholar
  14. Li B, Fang L, Hsiao MS (2007) Efficient power droop aware delay fault testing. Proc Int Test Conf, Paper 13.2Google Scholar
  15. Mukherjee A, Marek-Sadowska M (2003) Clock and power gating with timing closure. IEEE Design Test Comp 20(3):32–39CrossRefGoogle Scholar
  16. Nadeau-Dostie B, Takeshita K, Cote JF (2008) Power-aware at-speed scan test methodology for circuits with synchronous clocks. Proc Int Test Conf, Paper 9.3Google Scholar
  17. Nicolici N, Wen X (2007) Embedded tutorial on low power test. Eur Test Symp 202–210Google Scholar
  18. Remersaro S, Lin X, Zhang Z, Reddy SM, Pomeranz I, Rajski J (2006) Preferred fill: A scalable method to reduce capture power for scan based designs. Proc Int Test Conf, Paper 32.2Google Scholar
  19. Shen W, Cai Y, Hong X, Hu J (2007) Activity-aware registers placement for low power gated clock tree construction. Proc Int Symp VLSI 383–388Google Scholar
  20. Touba NA (2006) Survey of test vector compression techniques. IEEE Design Test Comp 23(4):294–303CrossRefGoogle Scholar
  21. Uzzaman A, Li B, Snethen T, Keller B, Grise G (2007) Automated handling of programmable on-product clock generation (OPCG) circuitry for delay test vector generation. Proc Int Test Conf, Paper 17.3Google Scholar
  22. Wang J, Walker DMH, Majhi A, Kruseman B, Gronthoud G, Villagra LE, van de Wiel P, Eichenberger S (2006) Power supply noise in delay testing. Proc Int Test Conf, Paper 17.3Google Scholar
  23. Wen X, Miyase K, Kajihara S, Suzuki T, Yamato Y, Girard P, Ohsumi Y, Wang LT (2007) A novel scheme to reduce power supply noise for high-quality at-speed scan testing. Proc Int Test Conf, Paper 25.1Google Scholar
  24. Wu MF, Hu KS, Huang JL (2007) An efficient peak power reduction technique for scan testing. Proc Asian Test Symp 111–114Google Scholar
  25., Encounter RTL Compiler, Cadence Design Systems, Inc

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.Cadence Design Systems Inc.EndicottUSA

Personalised recommendations