Power Issues During Test

  • Sandip Kundu
  • Alodeep Sanyal


An unintended consequence of technology scaling has increased power consumption in a chip. Without specialized solutions, level of power consumption and rate of change of power consumption is even greater during test. Power delivery during test is somewhat limited by mechanical and electrical constraints. This chapter introduces the basic concepts related to power and energy and describes typical manufacturing test flow and associated constraints with power delivery. It also describes various types of power droop mechanisms, thermal issues, and how they interfere with the test process. Test economics issues, such as throughput and yield loss, are also discussed to further develop the low-power test problem statement.


Complementary Metal Oxide Semiconductor Power Delivery Voltage Droop Automatic Test Pattern Generation Power Distribution Network 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. M. Abramovici, M. A. Breuer, and A. D. Friedman. “Digital Systems Testing and Testable Design”. IEEE Press, New York City, NY, 1990Google Scholar
  2. E. Acar, R. Arunachalam, and S. R. Nassif. “Predicting Short Circuit Power from Timing Models,” In Proc IEEE Asia-South Pacific Design Automation Conference, 277–282, 2003Google Scholar
  3. H. Bakoglu. “Circuits, Interconnections, and Packaging for VLSI”. Addison-Wesley, Reading, MA, 1990Google Scholar
  4. M. L. Bushnell, and V. D. Agrawal. “Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits,” Kluwer Academic Publishers, Boston, MA, 2000Google Scholar
  5. M. Cirit. “Estimating Dynamic Power Consumption of CMOS Circuits,” In Proc International Conference on Computer Aided Design (ICCAD), 534–537, 1987Google Scholar
  6. J Clabes et al. “Design and Implementation of the POWER5 Microprocessor,” In Proc Design Automation Conference (DAC), 670–672, 2004Google Scholar
  7. V. Dabholkar, S. Chakravarty, I. Pomeranz et al. “Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits during Test Application,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 12, pp.1325–1333Google Scholar
  8. M. Drazdziulis, and P. Larsson-Edefors “A Gate Leakage Reduction Strategy for Future CMOS Circuits,” In Proc European Solid-State Circuits Conference, pp. 317–320, 2003Google Scholar
  9. N. G. Einspruch. “VLSI Handbook,” Academic Press, Orlando, FL, 1985Google Scholar
  10. P. Girard “Survey of Low-Power Testing of VLSI Circuits,” IEEE Design & Test of Computers, Vol. 19, No. 3, pp. 82–92, 2002CrossRefMathSciNetGoogle Scholar
  11. E. R. Hnatek. “Integrated Circuit Quality and Reliability,” Mercel Dekker, New York City, NY, 1987Google Scholar
  12. C. Hu et al. “BSIM4 Gate Leakage Model Including Source-Drain Partition,” In Proc International Electron Device Meeting, pp. 815–818, 2000Google Scholar
  13. A. Hirata, H. Onodera, and K. Tamaru. “Estimation of Short-Circuit Power Dissipation for Static CMOS Gates,” IEICE Transactions on Fundamentals of Electronics, Communication and Computer Sciences, Vol. E79, No. A, pp. 304–311, 1996Google Scholar
  14. Intel White Paper (online resource): Intel®; Multi-Core Processors: Making the Move to Quad-Core and Beyond.
  15. International Roadmap for Semiconductors – System Drivers (online resource):
  16. F. Jensen, and N. E. Petersen. “Burn-In,” John Wiley & Sons, Chichester, UK, 1982Google Scholar
  17. F. M. Klaasen, and W. Hes. “On the Temperature Co-efficient of MOSFET Threshold Voltage,” Solid State Electronics, Vol. 29, no. 8, pp. 787–789, 1986CrossRefGoogle Scholar
  18. F. M. Klaasen. “MOS Devices Modelling. In: Design of VLSI Circuits for Communications,” Prentice Hall, Upper Saddle River, NJ, 1995Google Scholar
  19. Z. Kohavi “Switching and Finite Automata Theory,” McGraw-Hill, New York City, NY, 1978MATHGoogle Scholar
  20. I. Koren, and Z. Koren. “Defect Tolerance in VLSI Circuits: Techniques and Yield Analysis,” Proceedings of the IEEE, vol. 86, No. 9, pp. 1819–1836, 1998CrossRefGoogle Scholar
  21. S. Kundu, T. M. Mak, and R. Galivanche. “Trends in Manufacturing Test Methods and Their Implications,” In Proc IEEE International Test Conference, pp. 679–687, 2004Google Scholar
  22. I. Midulla, and C. Aktouf. “Test Power Analysis at Register Transfer Level,” ASP Journal of Low Power Electronics, Vol. 4, No. 3, pp. 402–409, 2008CrossRefGoogle Scholar
  23. S. Mukhopadhyay, A. Raychowdhury, and K. Roy. “Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling,” In Proc IEEE/ACM Design Automation Conference, pp. 169–174, 2003Google Scholar
  24. F. Najm. “A Survey of Power Estimation Techniques in VLSI Circuits,” IEEE Transactions on Very Large Scale Integrated Systems, Vol. 2, No. 4, pp. 446–455, 1994CrossRefGoogle Scholar
  25. N. Nicolici, and X. Wen. “Embedded Tutorial on Low Power Test,” In Proc IEEE European Test Symposium, pp. 202–210, 2007Google Scholar
  26. T. Ogihara, S. Murai, and Y. Takamatsu et al. “Test Generation for Scan Design Circuits with Tri-state Modules and Bidirectional Terminals,” In Proc. IEEE/ACM Design Automation Conference. pp. 71–78, 1983Google Scholar
  27. R. Pierret. “Semiconductor Device Fundamentals,” Ch. 6, pp. 235–300. Addison-Wesley, Reading, MA, 1996Google Scholar
  28. I. Polian, A. Czutro, and S. Kundu et al. “Power Droop Testing,” In Proc. IEEE International Conference on Computer Design, pp. 135–138, 2006Google Scholar
  29. B. Pouya, A. Crouch. “Optimization Trade-offs for Vector Volume and Test Power,” In Proc. IEEE International Test Conference, pp. 873–881, 2000Google Scholar
  30. J. M. Rabaey, A. Chandrakasan, and B. Nikolic. “Digital Integrated Circuits: A Design Perspective,” Prentice Hall, Upper Saddle River, NJ, 1996Google Scholar
  31. S. Ravi, S. Parekhji, and J. Saxena. “Low Power Test for Nanometer System-on-Chips (SoCs),” ASP Journal of Low Power Electronics, Vol. 4, No. 1, pp. 81–100, 2008CrossRefGoogle Scholar
  32. J. Rearcick, and R. Rodgers. “Calibrating Clock Stretch During AC Scan Testing,” In Proc. International test Conference, 2005Google Scholar
  33. P. Rosinger, B. M. Al-Hashimi, and K. Chakrabarty. “Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 11, pp. 2502–2512, 2006CrossRefGoogle Scholar
  34. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits,” Proceedings of the IEEE, Vol. 91, No. 2, pp. 305–327, 2003CrossRefGoogle Scholar
  35. R. Sankaralingam, R. Oruganti, and N. A. Toub. “Static Compaction Techniques to Control Scan Vector Power Dissipation,” In Proc. IEEE VLSI Test Symposium, pp. 35–42, 2000Google Scholar
  36. C. Shi, and R. Kapur. “How power aware test improves reliability and yield,” EETimes. = 47208594&kc = 4235. Accessed 21 November 2008
  37. K. Skadron, M. Stan, and W. Huang et al. “Temperature-Aware Microarchitecture. In Proc. International Symposium on Computer Architecture, pp. 2–13, 2003Google Scholar
  38. A. K. Stevens. “Introduction to Component Testing,” Addison-Wesley, Reading, MA, 1986Google Scholar
  39. Y. Taur, and T. H. Ning. “Fundamentals of Modern VLSI Devices,” Cambridge University Press, New York City, NY, 1998Google Scholar
  40. C. Tirumurti, S. Kundu, S. Sur-Kolay et al. “A Modeling Approach for Addressing Power Supply Switching Noise Related Failures of Integrated Circuits,” In Proc. IEEE Design, Automation, and Test in Europe Conference, pp. 1078–1083, 2004Google Scholar
  41. Y. P. Tsividis. “Operation and modeling of the MOS Transistor,” McGraw-Hill, New York City, NY, 1989Google Scholar
  42. J. T. H. Van der Linden, M. H. Konijnenburg, and A. J. Van de Goor. “Test Generation and Three-State Elements, Busses and Bidirectionals,” In Proc IEEE VLSI Test Symposium, pp. 114–121, 1994Google Scholar
  43. H. J. M. Veendrick. “Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits,” IEEE Journal of Solid State Circuits, Vol. 19, No. 4, pp. 468–473, 1984CrossRefGoogle Scholar
  44. S. Vemuri, and N. Scheinberg. “Short-Circuit Power Dissipation Estimation for CMOS Logic Gates,” IEEE Transactions on Circuits and Systems-I, Vol. 41, No. 11, pp. 762–765, 1994CrossRefGoogle Scholar
  45. C. Y. Wang, and K. Roy. “Maximum Power Estimation for CMOS Circuits Using Deterministic and Statistical Approaches,” In Proc. IEEE VLSI Conference, pp. 364–369, 1995Google Scholar
  46. S. Wang, and S. K. Gupta. “ATPG for Heat Dissipation Minimization During Test Application,” IEEE Transactions on Computers, Vol. 47, No. 2, pp. 256–262, 1998CrossRefGoogle Scholar
  47. N. H. E. Weste, and K. Eshraghian. “Principles of CMOS VLSI Design: A Systems Perspective,” Addison-Wesley, Reading, MA, 1988Google Scholar
  48. P. Wohl, J. Waicukauski, and M. Graf. “Testing “Untestable” Faults in Three-State Circuits,” In Proc. VLSI Test Symposium, pp. 324–331, 1996Google Scholar
  49. K. L. Wong, T. R.-Arabi, and M. Ma et al. “Enhancing Microprocessor Immunity to Power Supply Noise with Clock-Data Compensation,” IEEE Journal of Solid State Circuits, Vol. 41, No. 4, pp. 749–758, 2006CrossRefGoogle Scholar
  50. K. N. Yang, H. T. Huang, and M. J. Chen et al. “Characterization and Modeling of Edge Direct Tunneling (EDT) Leakage in Ultra Thin Gate Oxide MOSFETs,” IEEE Transactions on Electron Devices, Vol. 48, No. 6, pp. 1159–1164, 2001CrossRefGoogle Scholar
  51. J. Xiong, V. Zolotov, and C. Visweswariah et al. “Optimal Margin Computation for At-Speed Test,” In Proc. IEEE Design, Automation and Test in Europe Conference, pp. 622–627, 2008Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.University of MassachusettsAmherstUSA

Personalised recommendations