System-Level 3D IC Cost Analysis and Design Exploration

  • Xiangyu Dong
  • Yuan Xie
Part of the Integrated Circuits and Systems book series (ICIR)


The majority of the existing 3D IC research has focused on how to take advantage of the performance, power, smaller form-factor, and heterogeneous integration benefits offered by 3D integration. However, all such advantages will ultimately have to be translatee into cost savings when a design strategy has to be decided. Consequently, system-level cost analysis at the early design stage is imperative to help the decision making on whether 3D integration should be adopted. In this chapter, we discuss the design estimation method for 3D ICs at the early design stage. We also describe a cost analysis model to study the cost implication for 3D ICs and address cost-related problems for 3D IC design.


Metal Layer Cost Model Wire Length Area Overhead Early Design Stage 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.



The authors would like to thank Dr. Larry Smith from SEMATECH, Dr. Mike Ignatowski from IBM, Dr. Sam Gu from Qualcomm, and Dr. Pol Marchal from IMEC for the valuable discussions and guidance on this research. This work was supported in part by NSF grants of CAREER 0643902 and CCF 0702617, a grant from Qualcomm, and an IBM Faculty Award.


  1. 1.
  2. 2.
  3. 3.
    IC Cost Model, 2008 revision 0808a. In IC Knowledge LLC, 2008.Google Scholar
  4. 4.
    S. Alam, R. Jones, S. Pozder, and A. Jain. Die/wafer stacking with reciprocal design symmetry (rds) for mask reuse in three-dimensional (3D) integration technology. In International Symposium on Quality Electronic Devices, 2009.Google Scholar
  5. 5.
    H. B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, Reading, MA, 1990.Google Scholar
  6. 6.
    K. Bernstein. New dimension in performance. EDA Forum, 3(2), 2006.Google Scholar
  7. 7.
    S. Borkar. 3D-Technology: a system perspective. In International 3D-System Integration Conference, 2008.Google Scholar
  8. 8.
    P. Chong and R. K. Brayton. Estimating and optimizing routing utilization in DSM design. In Workshop System-Level Interconnect Prediction, 1999.Google Scholar
  9. 9.
    J. A. Davis, V. K. De, and J. D. Meindl. A stochastic wire-length distribution for gigascale integration derivation and validaton. derivation and validation. IEEE Transaction on Electron Devices, 45(3):580–589, 1998.CrossRefGoogle Scholar
  10. 10.
    W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon. Demystifying 3d ics: the pros and cons of going vertical. IEEE Design and Test of Computers, 22(6):498–510, 2005.CrossRefGoogle Scholar
  11. 11.
    W. E. Donath. Placement and average interconnection lengths of computer logic. IEEE Trans. on Circuits and Systems, 26(4):272–277, 1979.MATHCrossRefGoogle Scholar
  12. 12.
    X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen. Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement. In Design Automation Conference, 2008.Google Scholar
  13. 13.
    A. B. Kahng, S. Mantik, and D. Stroobandt. Toward accurate models of achievable routing. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 20(5):648–659, 2001.CrossRefGoogle Scholar
  14. 14.
    B. S. Landman and R. L. Russo. On a pin versus block relationship for partitions of logic graphs. IEEE Trans. on Computers, C-20(12):1469–1479, 1971.CrossRefGoogle Scholar
  15. 15.
    G. H. Loh, Y. Xie, and B. Black. Processor design in 3D die-stacking technologies. MICRO, 27(3):31–48, 2007.Google Scholar
  16. 16.
    S. C. Marc Tremblay. A third-generation 65 nm 16-core 32-thread plus 32-scout-thread CMT SPARC(R) Processor. In International Solid State Circuit Conference, pp. 82–83, 2008.Google Scholar
  17. 17.
    J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits. Prentice-Hall, Englewood Cliffs, NJ, 2003.Google Scholar
  18. 18.
    L. Smith, G. Smith, S. Hosali, and S. Arkalgud. 3D: it all comes down to cost. Proceedings of RTI Conference of 3D Architecture for Semiconductors and Packaging, 2007.Google Scholar
  19. 19.
    R. Weerasekera, L.-R. Zheng, D. Pamunuwa, and H. Tenhunen. Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs. In ICCAD, pp. 212–219, 2007.Google Scholar
  20. 20.
    Y. Xie, G. H. Loh, B. Black, and K. Bernstein. Design space exploration for 3D architectures. J. Emerg. Technol. Comput. Syst., 2(2):65–103, 2006.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  • Xiangyu Dong
    • 1
  • Yuan Xie
    • 1
  1. 1.Pennsylvania State UniversityUniversity ParkUSA

Personalised recommendations