Direct Memory Access (DMA)

  • Sandeep Koranne


In this chapter we discuss the Direct Memory Access (DMA) functionality of the Cell architecture. Sender and receiver initiated DMA plays a significant role in program optimization. We present the DMA engine, fence and barrier concept for ordering data transfers. The DMA engine can be used as an additional data movement processor using dma-list. Double-buffering and SPE-to-SPE DMA is discussed in the context of examples in the sequel of this text.


Direct Memory Access Barrier Option Main Storage Cell Broadband Engine Transfer Size 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Science+Business Media, LLC 2009

Authors and Affiliations

  1. 1.West LinnUSA

Personalised recommendations