Advertisement

Introduction and Overview

  • Thucydides Xanthopoulos
Chapter
Part of the Integrated Circuits and Systems book series (ICIR)

Abstract

Clock frequency is a major attribute of any microprocessor design. Early on, during product definition, it constitutes a major business or marketing decision and it is usually the result of a trade-off among customer needs, competitive landscape, and time-to-market. As soon as the frequency target is handed down the food chain to silicon implementation, it will affect all project design aspects from the day that the project is kicked off until it tapes out (and in most cases well beyond this point too). It is not surprising therefore that the job of generating, distributing, and analyzing the clocks in complex chips is considered to be an important and visible assignment. Clock design has traditionally been an area of innovation and has been in the spotlight in technical conferences and journals.

Why is clock frequency such an important microprocessor aspect? For a number of applications it is only loosely correlated with performance with other design aspects such as memory system, parallelism, and hardware acceleration being equally or even more effective. Nevertheless, it is a single number that is widely understood by both technical and nontechnical audiences and in certain situations has strong correlation with single-thread performance.

Keywords

Phase Noise Clock Generation Clock Frequency Clock Distribution Server Processor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    S. Rusu, S. Tam, H. Muljono, J. Stinson, D. Ayers, J. Chang, R. Varada, M. Ratta, and S. Kottapalli, “A 45 nm 8-core enterprise Xeon® processor,” in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC 2009), 2009, pp. 56–57.Google Scholar
  2. 2.
    I. A. Young, J. K. Greason, and K. L. Wong, “A PLL clock generator with 5 to 10 MHz of lock range for microprocessors,” IEEE Journal of Solid-State Circuits, vol. 27, no. 11, pp. 1599–1607, Nov. 1992.Google Scholar
  3. 3.
    D. Dobberpuhl, R. Witek, R. Allmon, R. Anglin, D. Bertucci, S. Britton, L. Chao, R. Conrad, D. Dever, B. Gieseke, S. Hassoun, G. Hoeppner, K. Kuchler, M. Ladd, B. Leary, L. Madden, E. McLellan, D. Meyer, J. Montanaro, D. Priore, V. Rajagopalan, S. Samudrala, and S. Santhanam, “A 200-MHz 64-b dual-issue CMOS microprocessor,” IEEE Journal of Solid-State Circuits, vol. 27, no. 11, pp. 1555–1567, Nov. 1992.Google Scholar
  4. 4.
    M. Johnson and E. Hudson, “A variable delay line PLL for CPU-coprocessor synchronization,” IEEE Journal of Solid-State Circuits, vol. 23, no. 5, pp. 1218–1223, 1988.CrossRefGoogle Scholar
  5. 5.
    G. A. Pratt and J. Nguyen, “Distributed synchronous clocking,” in Proceedings of Sixteenth Conference on Advanced Research in VLSI, 27–29 March 1995, pp. 316–330.CrossRefGoogle Scholar
  6. 6.
    V. Gutnik and A. Chandrakasan, “Active GHz clock network using distributed PLLs,” IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1553–1560, Nov. 2000.Google Scholar
  7. 7.
    C. L. Seitz, A. H. Frey, S. Mattison, S. D. Rabin, D. A. Speck, and J. L. A. van de Snepscheut, “Hot-clock NMOS,” in Proceedings of Chapel Hill Conference VLSI, 1985, pp. 1–17.Google Scholar
  8. 8.
    R. Feynman, T. Hey, and R. Allen, Feynman Lectures on Computation. Westview Press, Boulder, CO, 2000.Google Scholar
  9. 9.
    J. Wood, S. Lipa, P. Franzon, and M. Steer, “Multi-gigahertz low-power low-skew rotary clock scheme,” in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC 2001), 2001, pp. 400–401, 470.Google Scholar
  10. 10.
    F. O’Mahony, C. Yue, M. Horowitz, and S. Wong, “A 10-GHz global clock distribution using coupled standing-wave oscillators,” IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1813–1820, Nov. 2003.Google Scholar
  11. 11.
    V. L. Chi, “Salphasic distribution of clock signals for synchronous systems,” IEEE Transactions on Computers, vol. 43, no. 5, pp. 597–602, May 1994.CrossRefMathSciNetGoogle Scholar
  12. 12.
    S. Naffziger, B. Stackhouse, and T. Grutkowski, “The implementation of a 2-core multi-threaded Itanium family processor,” in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC 2005), 2005, pp. 182–183, 592.Google Scholar
  13. 13.
    R. Kumar and G. Hinton, “A family of 45nm IA processors,” in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC 2009), 2009, pp. 58–59.Google Scholar
  14. 14.
    A. Allen, J. Desai, F. Verdico, F. Anderson, D. Mulvihill, and D. Krueger, “Dynamic frequency-switching clock system on a quad-core Itanium®; processor,” in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC 2009), 2009, pp. 62–63.Google Scholar
  15. 15.
    D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, “Razor: a low-power pipeline based on circuit-level timing speculation,” in Proceedings of 36th Annual IEEE/ACM International Symposium on MICRO-36 Microarchitecture, 2003, pp. 7–18.Google Scholar

Copyright information

© Springer-Verlag US 2009

Authors and Affiliations

  • Thucydides Xanthopoulos
    • 1
  1. 1.Cavium NetworksMarlboromUSA

Personalised recommendations