Simplifying Boolean Algebra for FPGA

  • Aiken Pang
  • Peter Membrey


Using Boolean algebra to directly describe the combinational logic in VHDL (VHSIC (very high speed integrated circuit) Hardware Description Language) may not be a good idea for a design that has more than four inputs. When the combinational logic design has more than four inputs, the "logic" behind the design tends to become difficult for other designers to understand.


Boolean Algebra Case Statement Signal Assignment Package Entity Concurrent Statement 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Copyright information

© Aiken Pang and Peter Membrey 2017

Authors and Affiliations

  • Aiken Pang
    • 1
  • Peter Membrey
    • 2
  1. 1.ChelmsfordUSA
  2. 2.Flat 6BLai Chi Kok, Kowloon, Hong KongChina

Personalised recommendations