Electronic System Level Design

  • Luiz Santos
  • Sandro Rigo
  • Rodolfo Azevedo
  • Guido Araujo


Systems-on-chip (SoCs) result from the evolution of VLSI technology and the growth of integrated circuit complexity. As it happens each time design complexity impairs the expected time-to-market, the quest for higher productivity involves abstraction, reuse, automation, and exploration. This chapter reviews how such notions are handled at the Electronic System Level (ESL). By discussing the requirements of an ESL representation and their impact on the design flow, the chapter shows how the open-source artifacts described in this book fit in the ESL landscape.


Virtual Prototype Architecture Description Language Executable Model Processor Model Target Processor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    B. Bailey, G. Martin, A. Piziali, ESL Design and Verification: A Prescription for Electronic System Level Methodology (Morgan Kaufmann, San Mateo, 2007) Google Scholar
  2. 2.
    D.C. Black, J. Donovan, SystemC: From the Ground Up (Springer, Berlin, 2004) Google Scholar
  3. 3.
    Coware Inc., CoWare® Processor Designer. Available at Accessed in February 2009
  4. 4.
    F. Ghenassia, Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems (Springer, New York, 2006) Google Scholar
  5. 5.
    IEEE Standards Association, IEEE 1666™ Standard SystemC© Language Reference Manual. Available at, December 2005
  6. 6.
    IEEE Standards Association, IEEE 1800-2005™ Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language. Available at, 2005
  7. 7.
    International Telecommunication Union, Specification and Description Language (SDL), ITU-T Recommendation Z.100. Available at, August 2002
  8. 8.
    F. Klein, G. Araujo, R. Azevedo, R. Leao, L.C.V. dos Santos, An efficient framework for high-level power exploration, in 50th Midwest Symposium on Circuits and Systems (MWSCAS) (2007), pp. 1046–1049 Google Scholar
  9. 9.
    R. Leupers, P. Marwedel, Retargetable Compiler Technology for Embedded Systems: Tools and Applications (Kluwer Academic, Dordrecht, 2001) Google Scholar
  10. 10.
    G. Martin, H. Chang, Winning the SoC Revolution: Experiences in Real Design (Kluwer Academic, Dordrecht, 2003) Google Scholar
  11. 11.
    Object Management Group, OMG Unified Modeling Language™, Superstructure, V2.1.2. Available at Accessed in February 2009
  12. 12.
    Open SystemC Initiative, TLM Transaction Level Modeling Library, Release 2.0 Draft 2. Available at Accessed in February 2009
  13. 13.
    S. Rigo, G. Araujo, M. Bartholomeu, R. Azevedo, ArchC: A SystemC-based architecture description language, in 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) (2004), pp. 66–73 Google Scholar
  14. 14.
    A. Sangiovanni-Vincentelli, G. Martin, Platform-based design and software design methodology for embedded systems. IEEE Des. Test Comput. 23–33 (2001) Google Scholar
  15. 15.
    The Mathworks Inc., MATLAB®. Available at Accessed in February 2009

Copyright information

© Springer Science+Business Media B.V. 2011

Authors and Affiliations

  • Luiz Santos
    • 1
  • Sandro Rigo
    • 2
  • Rodolfo Azevedo
    • 2
  • Guido Araujo
    • 2
  1. 1.System Design Automation Laboratory, Computer Science DepartmentFederal University of Santa CatarinaFlorianópolisBrazil
  2. 2.Computer Systems Laboratory, Institute of ComputingUniversity of CampinasCampinasBrazil

Personalised recommendations