Transistor level design

Part of the Analog Circuits and Signal Processing book series (ACSP)

Different MOS transistor models and their basic characteristics are discussed in the beginning of this chapter. The requirements that a MOS model must fulfill to be suitable for the design at the transistor level are identified. Then, an overview of transistor parameters needed for design of analog structures is provided. Finally, a transistor-level design approach based on the choice of the inversion factor and the transistor length is proposed. It includes the design recipes for hand-calculations, and the analyses of parameter limits and parameter optima.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    P. Bendix, “Spice model quality: process development viewpoint”,International Symposium on Quality Electronic Design, pp. 477–481,March 2001Google Scholar
  2. 2.
    P. Bendix, D. Foty, D. Pachura, “Practical aspects of MOS transistormodel “accuracy” in modern CMOS technology”, IEEE International Conference on Electronics, Circuits and Systems, pp. 642–645,December 2004Google Scholar
  3. 3.
    Y. Tsividis, K. Suyama, “MOSFET modeling for analog circuit CAD:problems and prospects”, IEEE Journal of Solid-State Circuits, Volume 29, pp. 210–216, March 1994CrossRefGoogle Scholar
  4. 4.
    SMARTSpice/UTMOST III, Modeling Manual, Volume 1, SILVACO International, March 1995Google Scholar
  5. 5.
    BSIM model official site:̃bsim3
  6. 6.
    Y. Cheng, C. Hu, “MOSFET Modeling and BSIM3 User's Guide”,Kluwer Academic Publishers, 1999, ISBN 0792385756Google Scholar
  7. 7.
    EKV model official site:
  8. 8.
    Ch. Enz, F. Krummenacher, E. Vittoz, “An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications”, Analog Integrated Circuits and Signal Processing, Kluwer Academic Publishers, pp. 83–114, July 1995Google Scholar
  9. 9.
  10. 10.
    R. Velghe, D. Klaassen, F. Klaassen, “Compact MOS modeling for analog circuit simulation”, International Electron Devices Meeting,Technical Digest, pp. 485–488, December 1993Google Scholar
  11. 11.
    P. Woerlee, M. Knitel, R. van Langevelde, D. Klaassen, L. Tiemeijer, A.Scholten, A. Zegers-van Duijnhoven, “RF-CMOS performance trends”,IEEE Transactions on Electron Devices, Volume 48, pp. 1776–1782,August 2001CrossRefGoogle Scholar
  12. 12.
    G. Gildenblat, W. Hailing, C. Ten-Lon, G. Xin, C. Xiaowen, “SP: an advanced surface-potential-based compact MOSFET model”, IEEE Journal of Solid-State Circuits, Volume 39, pp. 1394–1406, September 2004CrossRefGoogle Scholar
  13. 13.
    PSP model official site: pspmodel.asu.eduGoogle Scholar
  14. 14.
    W. Grabinski, B. Nauwelaers, D. Schreurs, “Transistor Level Modeling for Analog/RF IC Design”, chapter 2, Springer, 2006, ISBN 1402045557Google Scholar
  15. 15.
    Y. Tsividis, “Operation and Modeling of the MOS Transistor”, Oxford University Press, second edition, 2003, ISBN 0195170148Google Scholar
  16. 16.
    “The EPFL-EKV MOSFET Model Equations for Simulations”,Technical Report, Model Version 2.6, June 1997Google Scholar
  17. 17.
    M. Bucher, Analytical MOS Transistor Modelling for Analog Circuit Simulation, PhD thesis N°2114, Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, 1999Google Scholar
  18. 18.
    J.-M. Sallese, M. Bucher, F. Krummenacher, P. Fazan, “Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model”, Solid-State Electronics, Volume 47, pp. 677–683, April 2003CrossRefGoogle Scholar
  19. 19.
    Ch. C. Enz, E. A. Vitoz, “Charge-based MOS Transistor Modeling: The EKV Model for Low-power and RF IC Design”, John Wiley & Sons,first edition, 2006, ISBN 9780470855416Google Scholar
  20. 20.
    D. Binkley, M. Bucher, D. Foty, “Design-oriented characterization of CMOS over the continuum of inversion level and channel length”, IEEE International Conference on Electronics, Circuits and Systems, pp. 161–164, December 2000Google Scholar
  21. 21.
    M. Bucher, D. Kazazis, F. Krummenacher, D. Binkley, D. Foty, Y.Papananos, “Analysis of transconductances at all levels of inversion in deep submicron CMOS”, International Conference on Electronics,Circuits and Systems, Volume 3, pp. 1183–1186, September 2002CrossRefGoogle Scholar
  22. 22.
    D. Foty, M. Bucher, “Re-interpreting the MOS transistor via the inversion coefficient and the continuum of gms/Id”, International Conference on Electronics, Circuits and Systems, Volume 3, pp. 1179–1182, September 2002BibliographyCrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media B.V 2008

Personalised recommendations