Digitally Programmable Delay

  • Nuno Paulino
  • Adolfo Steiger Garção
  • João Goes
Part of the Analog Circuits and Signal Processing book series (ACSP)


this chapter deals with the problem of generating a clock signal with a programmable delay. This clock is necessary in the radar system to define the sampling instant in the receiver channel. The delay in this clock signal is relative to the transmit clock signal and is used to determine the target distance. A new digitally programmable delay architecture that can have a large programming linearity is proposed. This architecture is based on a digital ΣΔ modulator that controls a 1-bit digital to time converter, whose output is filtered by a delay lock-loop, thus producing the delayed clock signal. This architecture is analyzed and designed, at high level, to meet the required specifications for the radar system. A high level model is used to simulate the behavior of this circuit and validate the design. The electronic sub-blocks necessary to build this circuit are described, analyzed and design methodology for each sub-block is derived. These circuits are implemented using differential clock signals in order to reduce the noise level in the radar system.


Parasitic Capacitance Clock Signal Differential Pair Reference Clock Common Mode Voltage 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Mota, M.; Christiansen, J.; A high-resolution time interpolator based on a delay locked loop and an RC delay line; Solid-State Circuits, IEEE Journal of Volume 34, Issue 10, Oct. 1999 Page(s):1360–1366Google Scholar
  2. 2.
    MC10E195, MC100E195 5V ECL Programmable Delay Chip; Data Sheet ON SemiconductorGoogle Scholar
  3. 3.
    Arkin, B.; Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers; 2004 IEEE International Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. Volume 1, 15–19 Feb. 2004 Page(s):348–349Google Scholar
  4. 4.
    Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver; Paulino, N.; Serrazina, M.; Goes, J.; Steiger-Garcao, A.; Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS ’03. Volume 1, 25–28 May 2003 Page(s):I-133–I-136Google Scholar
  5. 5.
    Bazes, M., A novel precision MOS synchronous delay line; IEEE Journal of Solid-State Circuits, Volume 20, Issue 6, Dec. 1985 Page(s):1265–1271Google Scholar
  6. 6.
    John G. Maneatis; Low Jitter process independent DLL and PLL based on self-biased techniques, IEEE Journal of Solid-State Circuits, Volume. 31, Page(s): Nov. 1996, 1723–1732Google Scholar
  7. 7.
    van de Beek, R.C.H.; Klumperink, E.A.M.; Vaucher, C.S.; Nauta, B.; On jitter due to delay cell mismatch in DLL-based clock multipliers; 2002. IEEE International Symposium on Circuits and Systems, 2002. ISCAS, Volume 2, 26–29 May 2002 Page(s):II-396–II-399Google Scholar
  8. 8.
    S. Norsworthy, R. Schreier, G. Temes; Delta-Sigma Data Converters, Theory, Design and Simulation; IEEE PRESS; ISBN 0-7803-1045-4Google Scholar
  9. 9.
    A. Bruce Carlson; Communication Systems; McGraw Hill, ISBN 0-07-100560-9Google Scholar
  10. 10.
    Gardner, F.; Charge-Pump Phase-Lock Loops; IEEE Transactions on Communications, Volume 28, Issue 11, Nov. 1980 Page(s):1849–1858Google Scholar
  11. 11.
    N. Metropolis; The Beginning of the Monte Carlo Method; Los Alamos Science Special Issue 1987Google Scholar
  12. 12.
    Chien, G.; Gray, P.R.; A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications; IEEE Journal of Solid-State Circuits, Volume 35, Issue 12, Dec. 2000 Page(s):1996–1999Google Scholar
  13. 13.
    Yeon-Jae Jung; Seung-Wook Lee; Daeyun Shim; Wonchan Kim; Changhyun Kim; Soo-In Cho; A dual-loop delay-locked loop using multiple voltage-controlled delay lines; IEEE Journal of Solid-State Circuits; Volume 36, Issue 5, May 2001 Page(s):784–791Google Scholar
  14. 14.
    David A. Johns, Ken Martin; Analog Integrated Circuit Design; John Wiley & Sons Inc, ISBN 0-471-14448-7Google Scholar
  15. 15.
    Piguet, C.; von Kaenel, V.; Logic synthesis of a PLL phase frequency detector; IEE Proceedings-Computers and Digital Techniques, Volume 144, Issue 6, Nov. 1997 Page(s):381–385Google Scholar
  16. 16.
    16. Behzad Razavi; RF Microelectronics; Prentice Hall, ISBN 0-13-887571-5Google Scholar
  17. 17.
    Chulwoo K.; In-Chul H.; Sung-Mo K.; Low-power small-area ± 7.28 ps jitter 1 GHz DLL-based clock generator Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE InternationalGoogle Scholar
  18. 18.
    Rhee, W.; Design of high-performance CMOS charge pumps in phase-locked loops; Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS ’99. Volume 2, 30 May-2 June 1999 Page(s):545–548Google Scholar

Copyright information

© Springer Science+Business Media B.V. 2008

Authors and Affiliations

  • Nuno Paulino
    • 1
  • Adolfo Steiger Garção
    • 1
  • João Goes
    • 1
  1. 1.Depto. Engenharia ElectronicaUniversidade Nova de Lisboa Fac. Ciencias e TecnologiaQuinta da TorrePortugal

Personalised recommendations