A Generic Architecture for On-Chip Packet-Switched Interconnections

  • Pierre Guerrier
  • Alain Greiner


This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today’s dominant template, will not meet the performance requirements of tomorrow’s systems. We present an alternative interconnection in the form of switching networks. This technology originates in parallel computing, but is also well suited for heterogeneous communication between embedded processors and addresses many of the deep submicron integration issues. We discuss the necessity and the ways to provide high-level services on top of the bare network packet protocol, such as dataflow and address-space communication services. Eventually we present our first results on the cost/performance assessment of an integrated switching network.


Generic Architecture Output Buffer Switching Network Input Buffer Switching Element 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    K. Keutzer, Chip Level Assembly (and not Integration of Synthesis and Physical) is the Key to DSM Design, Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (Tau’99), Monterey, CA, March 1999.Google Scholar
  2. [2]
    Virtual Socket Interface Alliance, On-Chip Bus Attributes and Virtual Component Interface – Draft Specification, v. 2.0.4,, September 1999 (document access may be limited to members only).
  3. [3]
    C. Clos, A Study of Nonblocking Switching Networks, Bell System Technical Journal, vol. 32, no. 2, 406–424, 1953.Google Scholar
  4. [4]
    J. Leijten et al. Stream Communication between Real-Time Tasks in a High-Performance Multiprocessor, Proceedings of the 1998 DATE Conference, Paris, France, March 1998.Google Scholar
  5. [5]
    D. C. Chen, J. M. Rabaey, A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths, IEEE Journal of Solid-State Circuits, vol. 27, no. 12, 1895–1904, December 1992.CrossRefGoogle Scholar
  6. [6]
    W. Dally, C. Seitz, Deadlock-free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, vol. C-36, no. 5, 547–553, May 1987.CrossRefGoogle Scholar
  7. [7]
    C. Leiserson, Fat-Trees: Universal Networks for Hardware-Efficient Supercomputing, IEEE Transactions on Computers, vol. C-34, no. 10, 892–901, October 1985.Google Scholar
  8. [8]
    M. Karol et al. Input versus Output Queueing on a Space-Division Packet Switch, IEEE Transactions on Communications, 1347–1356, December 1987.Google Scholar
  9. [9]
    B. Zerrouk et al. RCube: A Gigabit Serial Link Low Latency Adaptive Router, Records of the IEEE Hot Interconnects IVth Symposium, Palo Alto, CA, August 1996.Google Scholar
  10. [10]
    F. Pétrot et al. Cycle-Precise Core Based Hardware/Software System Simulation with Predictable Event Propagation, IEEE Computer Society Press, Proceedings of the 23rd Euromicro Conference, Budapest, Hungary, pp. 182–187, September 1997.Google Scholar
  11. [11]
    F. Wajsbürt et al. An Integrated PCI Component for IEEE 1355, Proceedings of the 1997 EMMSEC Conference and Exhibition, Florence, Italy, November 1997.Google Scholar
  12. [12]
    [12] J. Hennessy, D. Patterson, Computer Architecture, A Quantitative Approach – 2nd Edition, Morgan Kaufmann, San Francisco, CA, 1996.Google Scholar
  13. [13]
    H. de Man, Education for the Deep Submicron Age: Business As Usual? Proceedings of the 34th Design Automation Conference, Anaheim, CA, March 1997.Google Scholar

Copyright information

© Springer 2008

Authors and Affiliations

  • Pierre Guerrier
    • 1
  • Alain Greiner
    • 1
  1. 1.Université Pierre et Marie CurieParis Cedex 05

Personalised recommendations