RTOS Modeling for System Level Design

  • Andreas Gerstlauer
  • Haobo Yu
  • Daniel D. Gajski


System level synthesis is widely seen as the solution for closing the productivity gap in system design. High-level system models are used in system level design for early design exploration. While real-time operating systems (RTOS) are an increasingly important component in system design, specific RTOS implementations can not be used directly in high-level models. On the other hand, existing system level design languages (SLDL) lack support for RTOS modeling. In this paper we propose a RTOS model built on top of existing SLDLs which, by providing the key features typically available in any RTOS, allows the designer to model the dynamic behavior of multitasking systems at higher abstraction levels to be incorporated into existing design flows. Experimental result shows that our RTOS model is easy to use and efficient while being able to provide accurate results.


Architecture Model Design Flow Dynamic Schedule Design Space Exploration High Abstraction Level 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    QNX[online]. Available:
  2. [2]
    SpecC[online]. Available:
  3. [3]
    SystemC[online]. Available:
  4. [4]
    VxWorks[online]. Available:
  5. [5]
    G. C. Buttazzo. Hard Real-Time Computing Systems. Kluwer Academic, 1999.Google Scholar
  6. [6]
    J. Cortadella. Task generation and compile time scheduling for mixed data-control embedded software. In DAC, Jun 2000.Google Scholar
  7. [7]
    D. Desmet et al. Operating system based software generation for system-on-chip. In DAC, Jun 2000.Google Scholar
  8. [8]
    L. Gauthier et al. Automatic generation and targeting of application-specific operating systems and embedded systems software. IEEE Trans. on CAD, Nov 2001.Google Scholar
  9. [9]
    A. Gerstlauer et al. Design of a GSM Vocoder using SpecC Methodology. Technical Report ICS-TR-99–11, UCI, Feb 1999.Google Scholar
  10. [10]
    H. Tomiyama et al. Modeling fixed-priority preemptive multi-task systems in SpecC. In SASIMI, Oct 2001.Google Scholar
  11. [11]
    H. Yu et al. RTOS Modeling in System Level Synthesis. Technical Report CECS-TR-02–25, UCI, Aug 2002.Google Scholar

Copyright information

© Springer 2008

Authors and Affiliations

  • Andreas Gerstlauer
    • 1
  • Haobo Yu
    • 1
  • Daniel D. Gajski
    • 1
  1. 1.Center for Embedded Computer SystemsUniversity of California, IrvineIrvineUSA

Personalised recommendations