Abstract
We describe EXPRESSION, a language supporting architectural design space exploration for embedded Systems-on-Chip (SOC) and automatic generation of a retargetable compiler/simulator toolkit. Key features of our language-driven design methodology include: a mixed behavioral/structural representation supporting a natural specification of the architecture; explicit specification of the memory subsystem allowing novel memory organizations and hierarchies; clean syntax and ease of modification supporting architectural exploration; a single specification supporting consistency and completeness checking of the architecture; and efficient specification of architectural resource constraints allowing extraction of detailed reservation tables for compiler scheduling. We illustrate key features of EXPRESSION through simple examples and demonstrate its efficacy in supporting exploration and automatic software toolkit generation for an embedded SOC codesign flow.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
G. Goosens et al. CHESS: retargetable code generation for embedded DSP processors. In Code Generation for Embedded Processors. Kluwer, 1997.
G. Hadjiyiannis et al. ISDL: an instruction set description language for retargetability. In Proc. DAC, 1997.
H. Yasuura et al. A programming language for processor based embedded systems. In Proc. APCHDL, 1998.
J. Gyllenhaal et al. Optimization of machine descriptions for efficient use. In Proc. 29th Annual International Symposium on Microarchitecture, 1996.
P. Paulin et al. Flex Ware: a flexible firmware development environment for embedded systems. In Proc. Dagstuhl Code Generation Workshop, 1994.
R. Leupers et al. Retargetable generation of code selectors from HDL processor models. In Proc. EDTC, 1997.
V. Zivojnovic et al. LISA-machine description language and generic machine model for HW/SW co-design. In IEEE Workshop on VLSI Signal Processing, 1996.
M. Freericks. The nML machine description formalism. Technical Report TR SM-IMP/DIST/08, TU Berlin CS Dept., 1993.
P. Grun, F. Balasa, and N. Dutt. Memory size estimation for multimedia applications. In Proc. CODES/CACHE, 1998.
P. Grun, A. Halambi, A. Khare, V. Ganesh, N. Dutt, and A. Nicolau. EXPRESSION: An ADL for system level design exploration. Technical Report TR 98-29, University Of California, Irvine, 1998
J. Gyllenhaal. A machine description language for compilation. Master's thesis, Dept. of EE, UIUC, IL., 1994.
S. Hanono and S. Devadas. Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator. In Proc. DAC, 1998.
R. Leupers and P. Marwedel. Retargetable code generation based on structural processor descriptions. Design Automation for Embedded Systems, 3(1), 1998.
MOTOROLA Inc. DSP56000 24-Bit Digital Signal Processor Family Manual, 1995.
P. Panda, N. Dutt, and A. Nicolau. Architectural exploration and optimization of local memory in embedded systems. In Proc. ISSS, 1997.
C. Siska. A processor description language supporting retargetable multi-pipeline dsp program development tools. In Proc. ISSS, December 1998.
TEXAS INSTRUMENTS. TMS320C62x/C67x CPU and Instruction Set Reference Guide, 1998.
Trimaran Release: http://www.trimaran.org.The MDES User Manual, 1998.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer
About this chapter
Cite this chapter
Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A. (2008). EXPRESSION: A Language for Architecture Exploration Through Compiler/Simulator Retargetability. In: Lauwereins, R., Madsen, J. (eds) Design, Automation, and Test in Europe. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6488-3_3
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6488-3_3
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6487-6
Online ISBN: 978-1-4020-6488-3
eBook Packages: EngineeringEngineering (R0)