Abstract
The power dissipated by system-level buses is the largest contribution to the global power of complex VLSI circuits. Therefore, the minimization of the switching activity at the I/O interfaces can provide significant savings on the overall power budget. This paper presents innovative encoding techniques suitable for minimizing the switching activity of system-level address buses. In particular, the schemes illustrated here target the reduction of the average number of bus line transitions per clock cycle. Experimental results, conducted on address streams generated by a real microprocessor, have demonstrated the effectiveness of the proposed methods.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. R. Panda, N. D. Dutt, Reducing Address Bus Transitions for Low Power Memory Mapping, EDTC-96: IEEE European Design and test Conference, pp. 63–67, Paris, France, March 1996.
M. R. Stan, W. P. Burleson, Bus-Invert Coding for Low-Power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 3, No. 1, 49–58, March 1995.
J. L. Hennessy, D. A. Patterson, Computer Architecture - A Quantitative Approach, II Edition, Morgan Kaufmann Publishers, 1996.
C. L. Su, C. Y. Tsui, A. M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design and Test of Computers, Vol. 11, No. 4, 24–30, Winter 1994.
H. Mehta, R. M. Owens, M. J. Irwin, Some Issues in Gray Code Addressing, GLS-VLSI-96: IEEE 6th Great Lakes Symposium on VLSI, pp. 178–180, Ames, IA, March 1996.
L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, GLS-VLSI-97: IEEE 7th Great Lakes Symposium on VLSI, pp. 77–82, Urbana-Champaign, IL, March 1997.
L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer, System-Level Power Optimization of Special Purpose Applications: The Beach Solution, ISLPED-97: IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 24–29, Monterey, CA, August 1997.
G. Kane and J. Heinrich, MIPS RISC Architecture, Prentice Hall, 1994.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer
About this chapter
Cite this chapter
Benini, L. et al. (2008). Address Bus Encoding Techniques for System-Level Power Optimization. In: Lauwereins, R., Madsen, J. (eds) Design, Automation, and Test in Europe. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6488-3_21
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6488-3_21
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6487-6
Online ISBN: 978-1-4020-6488-3
eBook Packages: EngineeringEngineering (R0)