Address Bus Encoding Techniques for System-Level Power Optimization
The power dissipated by system-level buses is the largest contribution to the global power of complex VLSI circuits. Therefore, the minimization of the switching activity at the I/O interfaces can provide significant savings on the overall power budget. This paper presents innovative encoding techniques suitable for minimizing the switching activity of system-level address buses. In particular, the schemes illustrated here target the reduction of the average number of bus line transitions per clock cycle. Experimental results, conducted on address streams generated by a real microprocessor, have demonstrated the effectiveness of the proposed methods.
KeywordsData Address Switching Activity Very Large Scale Integration Gray Code Address Stream
Unable to display preview. Download preview PDF.
- P. R. Panda, N. D. Dutt, Reducing Address Bus Transitions for Low Power Memory Mapping, EDTC-96: IEEE European Design and test Conference, pp. 63–67, Paris, France, March 1996.Google Scholar
- J. L. Hennessy, D. A. Patterson, Computer Architecture - A Quantitative Approach, II Edition, Morgan Kaufmann Publishers, 1996.Google Scholar
- H. Mehta, R. M. Owens, M. J. Irwin, Some Issues in Gray Code Addressing, GLS-VLSI-96: IEEE 6th Great Lakes Symposium on VLSI, pp. 178–180, Ames, IA, March 1996.Google Scholar
- L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, GLS-VLSI-97: IEEE 7th Great Lakes Symposium on VLSI, pp. 77–82, Urbana-Champaign, IL, March 1997.Google Scholar
- L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer, System-Level Power Optimization of Special Purpose Applications: The Beach Solution, ISLPED-97: IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 24–29, Monterey, CA, August 1997.Google Scholar
- G. Kane and J. Heinrich, MIPS RISC Architecture, Prentice Hall, 1994.Google Scholar