Abstract
Network on a chip (NoC) has been proposed to address the inefficiency of buses in the current System on Chips (SoC). However as the chip scales, the probability of errors is also increasing, thus, making fault tolerance a key concern in scaling chips. Transient faults are becoming a major cause of errors in a packet based NoC. A transient error can either corrupt the header or the payload of packet requiring a retransmission from the source. Due to retransmissions, packets arrive out of order at the receiver side. Complex reordering algorithms are required at the receiver side to organize packets before sending them to associated resource. This adds a major overhead as the storage and logic capabilities are limited on a chip. We therefore provide a low-cost, fast and reliable end-to-end protocol for NoC which does not require reordering of the packets at the receiver end. Our protocol performs bitwise logical operations using binary representation of the addresses for the buffers to handle packets, hence making it much faster than conventional algorithms. Furthermore, the protocol is equally applicable to both static as well as dynamic routing environments on a chip.
Keywords
- Fault Tolerance
- Network on a chip
- Transient / soft errors.
This is a preview of subscription content, access via your institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
underline www.itrs.net
Ahmed Jerraya, Hannu Tenhunen and Wayne Wolf, “Multiprocessor System-on-chips”, IEEE Computer magazine, July 2005, Vol. 38, No. 7
L. Benini and G. De Michelli, ‘Networks on Chip: A new paradigm for component-based MPSoC design”, Multiprocessors Systems on Chips, edited by A. Jerrraya and W. Wolf, Morgan Kaufman, 2004, pp. 49-80.
Ming Shae Wu and Chung Len Lee, “Using a Periodic Square Wave Test Signal to Detect Cross Talk Faults”, IEEE Design & Test of Computers, Volume 22, Issue 2, March-April 2005, Page(s): 160 - 169
Michael L. Bushnell, Vishwani D. Agarwal, “Essentials of Electronic Testing for Digital, Memory and Mixed-Signal Circuits”, Kluwer Academic Publishers, USA, 2000
P. Shivakumar, M. Kistler et al. “Modeling the effect of technology trends on the soft error rate of combinational logic”, Proc. DSN 2002, pp.389-398
Srinivas Murali, et al. “Analysis of Error Recovery Schemes for Networks on Chips”, IEEE Design & Test, Vol. 22, Issue 5, Sept. 2005
T. Dumitras, R. Marculescu, “On-Chip Stochastic Communication”, Proceedings, DATE 2003, pp. 790-795
D. Bertozzi et al., “Xpipes: A Network-on-chip Architecture for Gigascale System-on-chip”, IEEE Circuits and Systems, 2nd quarter, 2004, pp. 18-21
Ahmed Hemani, Axel Jantsch, Shashi Kumar, Adam Postula, Johny Oberg, Mikael Millberg, Dan Lindqvist, “Networks on a chip: An Architecture for billion transistor era”, Proc. IEEE NorChip Conference, November 2000
P.Guerrier and A.Greiner “A generic architecture for on-chip packet switched interconnections”, Proceeding Design and test Europe,March 2000
William J. Dally and Brian Towles, “Route packets, not wires: on-chip interconnection networks, Proceedings, Design Automation Conference (DAC), pp. 684-689, Las Vegas, NV, June 2001
http://www.isi.edu/nsnam/ns/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer
About this paper
Cite this paper
Ali, M., Adnan, A., Welzl, M. (2007). Design of a fast, low-level fault-tolerant protocol for Network on Chips. In: Sobh, T. (eds) Innovations and Advanced Techniques in Computer and Information Sciences and Engineering. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-6268-1_61
Download citation
DOI: https://doi.org/10.1007/978-1-4020-6268-1_61
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-6267-4
Online ISBN: 978-1-4020-6268-1
eBook Packages: EngineeringEngineering (R0)