Advertisement

Performance Analysis of blocking Banyan Switches

  • D. C. Vasiliadis
  • G. E. Rizos
  • C. Vassilakis
Conference paper

Abstract

Banyan Networks are a major class of Multistage Interconnection Networks (MINs). They have been widely used as efficient interconnection structures for parallel computer systems, as well as switching nodes for high-speed communication networks. Their performance is mainly determined by their communication throughput and their mean packet delay. In this paper we use a performance estimation model that is based on a universal performance factor, which includes the importance aspect of each of the above individual performance factors (throughput and delay) in the design process of a MIN. The model can also uniformly be applied to several representative networks. The complexity of the model requires to be investigated by time-consuming simulations. In this paper we study a typical (8X8) Baseline Banyan Switch that consists of (2X2) Switching Elements (SEs). The objective of this simulation is to determine the optimal buffer size for the MIN stages under different conditions

Keywords

Output Port Buffer Size Packet Delay Switching Element Normalize Packet Delay 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    S.H. Hsiao and R. Y. Chen, “Performance Analysis of Single-Buffered Multistage Interconnection Networks”, 3rd IEEE Symposium on Parallel and Distributed Processing, pp. 864-867, December 1-5, 1991.Google Scholar
  2. [2]
    T.H. Theimer, E. P. Rathgeb, and M.N. Huber, “Performance Analysis of Buffered Banyan Networks”, IEEE Transactions on Communications, vol. 39, no. 2, pp. 269-277, February 1991.CrossRefGoogle Scholar
  3. [3]
    A. Merchart, A Markov chain approximation for analysis of Banyan networks, in Proc. ACM Sigmetrics Conf. On Measurement and Modelling of Computer systems, 1991.Google Scholar
  4. [4]
    B.Zhou, M. Atiquzzaman. A Performance Comparison of Four Buffering Schemes for Multistage Interconnection Networks. International Journal of Parallel and Distributed Systems and Networks, 5, no. 1: 17.25, 2002.MATHGoogle Scholar
  5. [5]
    M.Jurczyk. Performance Comparison of Wormhole-Routing Priority Switch Architectures. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications 2001 (PDPTA’01); Las Vegas, 1834.1840, 2001.Google Scholar
  6. [6]
    J.Turner, R. Melen. Multirate Clos Networks. IEEE Communications Magazine, 41, no. 10: 38.44., 2003CrossRefGoogle Scholar
  7. [7]
    Y. Yang, J. Wang. A Class of Multistage Conference Switching Networks for Group Communication. IEEE Transactions on Parallel and Distributed Systems, 15, no. 3: 228.243, 2004.CrossRefGoogle Scholar
  8. [8]
    M. Atiquzzaman and M.S. Akhatar, “Efficient of Non-Uniform Traffic on Performance of Unbuffered Multistage Interconnection Networks”, IEE Proceedings Part-E, 1994.Google Scholar
  9. [9]
    M. Atiquzzaman and M.S. Akhatar, “Effect of Non-Uniform Traffic on the Performance of Multistage Interconnection Networks”, 9th International Conference on System Engineering, Las Vegas, pp. 31-35, July 1993.Google Scholar
  10. [10]
    T. Lin, L. Kleinrock, “Performance Analysis of Finite-Buffered Multistage Interconnection Networks with a General Traffic Pattern“, Joint International Conference on Measurement and Modeling of Computer Systems, Proceedings of the 1991 ACM SIGMETRICS conference on Measurement and modeling of computer systems, San Diego, California, United States, Pages: 68 - 78, 1991.Google Scholar
  11. [11]
    R. Rehrman, B. Monien, R.. Luling, R. Diemann, On the communication throughput of buffered multistage interconnection networks, in ACM SPAA ’96 pp. 152-161.Google Scholar
  12. [12]
    G. F. Goke, G.J. Lipovski. Banyan Networks for Partitioning Multiprocessor Systems, Proc. 1st Ann. Symp. on Computer Architecture, 1973, pp. 21-28Google Scholar
  13. [13]
    D. Tutsch, M.Brenner. .MIN Simulate. A Multistage Interconnection Network Simulator.. In 17th European Simulation Multiconference: Foundations for Successful Modelling & Simulation (ESM’03); Nottingham, SCS, 211.216, 2003.Google Scholar
  14. [14]
    D.Tutsch, G.Hommel. Generating Systems of Equations for Performance Evaluation of Buffered Multistage Interconnection Networks. Journal of Parallel and Distributed Computing, 62, no. 2: 228.240, 2002.Google Scholar
  15. [15]
    D.C. Vasiliadis, G..E.Rizos Simulation for Multistage Interconnection Networks using relaxed blocking model. Proceedings of the ICCMSE 2006 conference, Greece, 2006.Google Scholar

Copyright information

© Springer 2007

Authors and Affiliations

  • D. C. Vasiliadis
    • 1
  • G. E. Rizos
    • 1
  • C. Vassilakis
    • 1
  1. 1.Department of Computer Science and Technology Faculty of Sciences and TechnologyUniversity of PeloponneseTripolisGREECE

Personalised recommendations