Capacitor Matching Insensitive High-Resolution Low-Power ADC Concept

Part of the Analog Circuits And Signal Processing Series book series (ACSP)

A new implementation for cyclic and pipelined ADCs is presented in this chapter. A floatinghold- buffer is proposed which enables accurate addition of signal voltages without requiring precisely matching and linear components. A 1.5-bit algorithmic stage based on this floatinghold- buffer is presented and analysed in which voltage multiplication is replaced by voltage addition. The new technique is compared against existing techniques from the literature and the relative benefits are analysed.


Algorithmic Stage Pipeline ADCs Parasitic Capacitor Capacitor Mismatch Sampling Capacitor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer 2007

Personalised recommendations