Online Monitoring of Properties Built on Regular Expressions Sequences

  • Katell Morin-Allory
  • Dominique Borrione

We present an original method for generating monitors that capture sequence of events specified by logical and temporal properties under the form of assertions in declarative form written either in PSL or in SVA. The method includes an elementary monitor, a library of primitive connectors, a technique to interconnect them, and tokens either monochrome or polychrome. This results in a synthesizable digital module that can be properly connected to a digital system under verification. The complexity of the generation is proportional to the size of the sequence expression. Keywords PSL, hardware monitoring, VHDL, SVA, synthesis, debug

Keywords

Cyclone Egypt Alan 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer 2007

Authors and Affiliations

  • Katell Morin-Allory
    • 1
  • Dominique Borrione
    • 1
  1. 1.Tima LaboratoryFrance

Personalised recommendations