Link Idle Period Exploitation for Network Power Management

  • Feihui Li
  • Guangyu Chen
  • Mahmut Kandemir
  • Mustafa Karakoy

Network power optimization is becoming increasingly important as the sizes of the data manipulated by parallel applications and the complexity of interprocessor data communications are continuously increasing. Several hardware-based schemes have been proposed in the past for reducing network power consumption, either by turning off unused communication links or by lowering voltage/frequency in links with low usage. While the prior research shows that these schemes can be effective in certain cases, they share the common drawback of not being able to predict the link active and idle times very accurately. This paper, instead, proposes a compiler-based scheme that determines the last use of communication links at each loop nest and inserts explicit link turn-off calls in the application source. Specifically, for each loop nest, the compiler inserts a turn-off call per communication link. Each turnedoff link is reactivated upon the next access to it. We automated this approach within a parallelizing compiler and applied it to eight array-intensive embedded applications. Our experimental analysis reveals that the proposed approach is very promising from both performance and power perspectives. In particular, it saves more energy than a pure hardware-based scheme while incurring much less performance penalty than the latter.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. A. Agarwal. Limits on interconnection network performance. IEEE Transac-tion on Parallel and Distribution Systems, 2(4), October 1991.Google Scholar
  2. P. Banerjee, J.A. Chandy, M. Gupta, E.W. Hodges IV, J.G. Holm, A. Lain, D.J. Palermo, S. Ramaswamy, and E. Su. The PARADIGM compiler for distributed-memory Multicomputers. IEEE Computer, 28(10):37-47, October 1995.Google Scholar
  3. L. Benini and G.D. Micheli. Powering networks on chips: energy-efficient and reliable interconnect design for SoCs. In Proceedings of the 14th Interna-tional Symposium on Systems Synthesis, 2001.Google Scholar
  4. J.B. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks. Morgan Kaufmann Publishers, 2002.Google Scholar
  5. N. Eisley and L.-S. Peh. High-level power analysis of on-chip networks. In Proceedings of the 7th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, September 2004.Google Scholar
  6. W. Gropp, E. Lusk, and A. Skjellum. Using MPI: Portable Parallel Program-ming with the Message-Passing Interface. MIT Press, 1994.Google Scholar
  7. P. Gupta, L. Zhong, and N.K. Jha. A high-level interconnect power model for design space exploration. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2003.Google Scholar
  8. S. Hiranandani, K. Kennedy, and C.-W. Tseng. Compiling Fortran D for MIMD distributed-memory machines. Communications of the ACM, 35 (8):66-80, August 1992.CrossRefGoogle Scholar
  9. E.J. Kim, K.H. Yum, G. Link, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, M. Yousif, and C.R. Das. Energy optimization-techniques in cluster interconnects. In Proceedings of the International Symposium on Low Power Electronics and Design, August 2003.Google Scholar
  10. J.S. Kim, M.B. Taylor, J. Miller, and D. Wentzlaff. Energy characterization of a tiled architecture processor with on-chip networks. In Proceedings of the International Symposium on Low Power Electronics and Design, August 2003.Google Scholar
  11. J. Kim and M. Horowitz. Adaptive supply serial links with sub-1V opera-tion and per-pin clock recovery. In Proceedings of International Solid-State Circuits Conference, February 2002.Google Scholar
  12. F. Li, G. Chen, M. Kandemir, and M. Karakoy. Exploiting last idle periods of links for network power management. In Proceedings of ACM Conference on Embedded Software, September 2005.Google Scholar
  13. C.S. Patel. Power constrained design of multiprocessor interconnection net-works. In Proceedings of the International Conference on Computer Design, Washington, DC, USA, 1997.Google Scholar
  14. W. Pugh. Counting solutions to Presburger formulas: how and why. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Orlando, Florida, 1994.Google Scholar
  15. V. Raghunathan, M.B. Srivastava, and R.K. Gupta. A survey of techniques for energy efficient on-chip communication. In Proceedings of the 40th Confer-ence on Design Automation, 2003.Google Scholar
  16. D.A. Reed and D.C. Grunwald. The performance of multicomputer intercon-nection networks. IEEE Transaction on Computers, 20(6), June 1987.Google Scholar
  17. L. Shang, L.-S. Peh, and N.K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of High Performance Computer Architecture, February 2003.Google Scholar
  18. V. Soteriou and L.-S. Peh. Design space exploration of power-aware on/off interconnection networks. In Proceedings of the 22nd International Confer-ence on Computer Design, October 2004.Google Scholar

Copyright information

© Springer 2007

Authors and Affiliations

  • Feihui Li
    • 1
  • Guangyu Chen
    • 1
  • Mahmut Kandemir
  • Mustafa Karakoy
    • 2
  1. 1.CSE DepartmentPennsylvania State UniversityUniversity ParkUSA
  2. 2.Department of ComputingImperial CollegeLondonUK

Personalised recommendations