RECONFIGURABLE A/D CONVERTERS FOR FLEXIBLE WIRELESS TRANSCEIVERS IN 4G RADIOS
Flexibility is a key feature in 4G telecom systems, where there is a demand for reconfigurable transceivers that can cope with multiple standards (cellular, WLAN, Bluetooth, etc.). Additionally, even within one mode, these transceivers should adapt to the environment (presence of received blockers or not, status of battery power levels, etc.) to minimize power consumption and optimize performance according to the needs of the customer and the desired Quality of Service. In addition, flexibility is required to cut the development time and cost to implement possible new future standards into the 4G system. All this calls for a digitally-controlled front-end architecture (“software-defined radio”) with reconfigurable RF and analog baseband blocks controlled through digital programmable software. This poses serious challenges to the design of such reconfigurable yet power-efficient RF/analog blocks. For the analog-to-digital converters in the receiver, this comes down to designing a power- and area-efficient reconfigurable converter with variable bandwidth and variable dynamic range. The general requirements for such converters in 4G systems will be described in this chapter. This will then be illustrated with the design of a reconfigurable continuous-time ∆∑ A/D converter with a pipelined multi-bit quantizer and 1-bit feedback. The prototype chip has been realized in a 0.18µm CMOS technology. It has 3 different modes (20 MHz BW/58dB SNDR, 4 MHz BW/60dB SNDR, 0.2MHz BW/70dB SNDR). The chip has an active area of 0.9mm2 and the power consumption for the most demanding mode (20 MHz/58 dB) is 37 mW.
KeywordsKelly Erwin Teme
Unable to display preview. Download preview PDF.
- P. Kinget, M. Steyaert, Impact of transistor mismatch on the speed-accuracy-power tradeoff of analog CMOS circuits, proceedings Custom Integrated Circuits Conference (CICC), pp. 333–336, 1996.Google Scholar
- A. Savla, Low-power design approaches for programmable-speed pipelined analog-to-digital converters, Master thesis Ohio State University, 2002.Google Scholar
- L. Breems, A cascaded continuous-time ΔΣ modulator with 67dB dynamic range in 10MHz bandwidth, proc. IEEE International Solid-State Circuits Conference, pp. 72–73, 2004.Google Scholar
- A. Tabatabaei, K. Onodera, M. Zargari, H. Samavati, D. Su, A dual channel ΔΣ ADC with 40MHz aggregate signal bandwidth, proc. IEEE International Solid-State Circuits Conference, pp. 66–67, 2003.Google Scholar
- A. Dezzani and E. Andre, A 1.2-V dual-mode WCDMA/GPRS ΔΣ modulator, proc. IEEE International Solid-State Circuits Conference, pp. 58–59, 2003.Google Scholar
- R. van Veldhoven, A tri-mode continuous-time ΔΣ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver, proc. IEEE International Solid-State Circuits Conference, pp. 60–61, 2003.Google Scholar
- Y. Geerts, High-performance CMOS Sigma-Delta converters, Ph.D. Dissertation Katholieke Universiteit Leuven, Belgium, May 2001.Google Scholar
- T. Leslie and B. Singh, An improved Sigma-Delta modulator architecture, proc. IEEE International Symposium on Circuits and Systems, pp. 372–375, 1990.Google Scholar
- P. Kiss, J. Silva, A. Wiesbauer, T. Sun, U-K Moon, J. Stonick, G. Temes, Adaptive digital correction of analog errors in MASHADCs - Part II. Correction using test-signal injection, IEEE Transactions on Circuits and Systems, part II, Vol. 47, pp. 629–638, July 2000.Google Scholar