Abstract
The growing time-to-market pressure, the need for higher communication bandwidths, and new application areas like wireless communication and the emerging field of ubiquitous computing require a highly increased functionality of microelectronic products and make the development of more complex systems necessary. Some of the challenges for the new products are low manufacturing costs, smaller packaging, low power consumption, and improved reliability. Systems-on-a-Chip (SoC) are widely considered the solution to the most urgent problems arising with this demands. SoC-based systems promise to combine short development times with low manufacturing and product integration costs, as well as low power consumption and high system reliability, while maintaining high speed implementations. Problems of this new SoC-implementation technique arise on one hand from the technological side dealing with increasing integration density and topics like mixed signal integration and on the other hand from the exploding design complexity including questions like system-level integration, test and verification, design re-use, on-chip communication and interfacing structures, reconfigurable subsystems, design for low-power, clock distribution, and the integration of analog or mixed-signal components into a digitally-dominated environment. In this chapter, some of today’s most pressing questions of SoCdesign and its upcoming solutions as well as developments like adaptable or Configurable SoCs (CSoC) and Networks-on-Chip (NoC) together with their application to multi-standard designs will be discussed.
Keywords
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
R. E. Bryant et al. Limitations and Challenges of Computer-Aided Design Technology for CMOS VLSI. Proceedings of the IEEE, vol. 89, no. 3, March 2001.
Ferrari and A. Sangiovanni-Vincentelli. System design: Traditional concepts and new paradigms. IEEE International Conference on Computer Design (ICCD’99), pp. 2–13, Oct. 1999.
G. Martin and B. Salefski. System Level Design for SOC’s. in: P.J. Ashenden et. al. (eds.), System-on-Chip Methodologies & Design Languages, pp. 297–306, Kluwer Academic Publishers, 2001.
K. Keutzer, S. Malik, R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli. System-Level Design: Orthogonalizytion of Concerns and Platform-Based Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 12, December 2000.
P. Rashinkar and P. Paterson and L. Singh. System-on-a-chip Verification. Kluwer Academic Publishers, 2001, Second Printing.
R. Garey and D. S. Johnson. Computers and Intractability. W. H. Freeman and Company, New York, 1979.
Virtual Socket Interface Alliance. http://www.vsi.org.
B. Gilbert. Analog at Milepost 2000: A Personal Perspective. Proceedings of the IEEE, Vol. 89, No. 3, March 2001.
E. A. Lee. Embedded Software. in: M. Zelkowitz (ed.), Advances in Computers, vol. 56, Academic Press, London, 2002.
D. Bhatia, Reconfigurable Computing. 10th International Conference on VLSI Design, pp. 356–359, 4–7 Jan., 1997, Hyderabad, India
R. Hartenstein. Coarse Grain Reconfigurable Architectures. embedded tutorial, Asia South Pacific Design Automation Conference (ASP-DAC’01), Yokohama, Japan, 2001.
J. Becker, T. Pionteck, and M. Glesner. DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications. 10th International Conference on Field-Programmable Logic and Applications, Villach, Österreich, 2000.
H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, A. Abnous. A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wirelss Applications. Proceedings of ISSCC2000, 2000.
R. Kress et al. A Datapath Synthesis System for the Reconfigurable Datapath Architecture. Asia South Pacific Design Automation Conference (ASP-DAC’95), Chiba, Japan, Aug. 29-Sept. 1, 1995.
M. Petrov, A. Obeid, T. Murgan, P. Zipf, J. Brakensiek, B. Ölkrug, M. Glesner. An Adaptive Trace-Back Solution for State-Parallel Viterby Decoders. IFIP International Conference on Very Large Scale Integration (VLSI’03), Dec. 1–3, 2003, Darmstadt, Germany.
L. Benini and G. DeMicheli. Networks on chip: A new SoC paradigm. IEEE Computer, 35(1):70–78, January 2002.
J. Duarto and S. Yalamanchili and L. Ni. Interconnect Networks. Morgan Kaufmann Publishers, San Francisco, 2003.
K. Hwang. Advanced Computer Architecture: Parallelism, Scalability, Programmability. McGraw-Hill International Editions, 1993.
Jantsch and Hannu Tenhunen (eds.). Networks on Chip. Kluwer Academic Publishers, Boston, 2003.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science+Business Media New York
About this chapter
Cite this chapter
Zipf, P., Glesner, M. (2004). Systems on a Chip. In: Valle, M. (eds) Smart Adaptive Systems on Silicon. Springer, Boston, MA. https://doi.org/10.1007/978-1-4020-2782-6_2
Download citation
DOI: https://doi.org/10.1007/978-1-4020-2782-6_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-1051-9
Online ISBN: 978-1-4020-2782-6
eBook Packages: Springer Book Archive