Skip to main content

Overview of E-Learning Environment for Web-Based Study of Testing and Diagnostics of Digital Systems

  • Conference paper
Microelectronics Education

Abstract

In this paper, we present an overview of latest developments taking place at Tallinn Technical University (TTU) in the area of e-learning supported by European project REASON (REsearch And Training Action for System On Chip DesigN) [8].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M. Aarna, E. Ivask, A. Jutman, E. Orasson, J. Raik, R. Ubar, V. Vislogubov, H.D. Wuttke. “Turbo Tester — Diagnostic Package for Research and Training,” in Scientific-Technical Journal “Radioelectronics & Informatics”. KN U RE. Vol. 3(24), 2003, pp.69–73.

    Google Scholar 

  2. M. Blyzniuk, FT. Cibakova, E. Gramatova, W. Kuzmicz, M. Lobur, W. Pleskacz, J. Raik, R. Ubar. “Hierarchical Defect-Oriented Fault Simulation for Digital Circuits,” IEEE European Test Workshop, Cascais, Portugal, Mai 23–26, 2000, pp.151–156.

    Google Scholar 

  3. M.L. Bushnell, V.D. Agrawal, Essentials of Electronic Testing for Digital Memory and Mixed-Signal Circuits, Kluwer Academic Publishers, Dordrecht: 2000, p. 690.

    Google Scholar 

  4. G. Jervan, Z. Peng, R. Ubar. “Test Cost Minimization for Hybrid BIST,” IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems. Tokio, October 25–28, 2000, pp.283–291.

    Google Scholar 

  5. A. Jutman, R. Ubar, “Design Error Diagnosis in Digital Circuits with Stuck–at Fault Model,” Journal of Microelectronics Reliability. Pergamon Press, Vol. 40, No 2, 2000, pp.307–320.

    Article  Google Scholar 

  6. R. Ubar. “Dynamic Analysis of Digital Circuits with Multi-Valued Simulation,” Microelectronics Journal, Elsevier Science Ltd., Vol. 29, No. 11, Nov. 1998, pp.821–826.

    Article  Google Scholar 

  7. Turbo Tester home page URL: http://www.pid.ttu.ee/tt

  8. REASON project home page: http://reason.imio.pw.edu.pl

  9. Java applets home page: http://www.pid.ttu.ee/applets

  10. Laboratory training URL: http://www.pld.ttu.ee/testing/labs

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer Science+Business Media Dordrecht

About this paper

Cite this paper

Jutman, A., Ubar, R., Wuttke, HD. (2004). Overview of E-Learning Environment for Web-Based Study of Testing and Diagnostics of Digital Systems. In: Ionescu, A.M., Declercq, M., Kayal, M., Leblebici, Y. (eds) Microelectronics Education. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-2651-5_41

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-2651-5_41

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-015-7052-7

  • Online ISBN: 978-1-4020-2651-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics