The GATEWAY Gate Array Design Exercise
GATEWAY is an exercise in Integrated Circuit design that is aimed at pre-final year honours students. The exercise, which is intended to extend over the entire academic year, gives participants a wide variety of experience in the execution of a complete ASIC design cycle. Integrated Circuit design, technology and testing, together with Computer Aided Design (CAD) usage, project management and documentation are all valuable educational areas covered.
Unable to display preview. Download preview PDF.