Adaptive Supply Voltage Delivery for Ultra-dynamic Voltage Scaled Systems

  • Yogesh K. Ramadass
  • Joyce Kwong
  • Naveen Verma
  • Anantha Chandrakasan
Part of the Series on Integrated Circuits and Systems book series (ICIR)

Minimizing the power consumption of battery-powered systems is a key focus in integrated circuit design. The increased importance of power is even more notable for a new class of energy-constrained systems. These systems must achieve long system lifetimes from a limited energy source, so the need to reduce energy consumption whenever possible is paramount. Dynamic voltage scaling (DVS) [1] is a popular method to achieve energy efficiency in systems that have widely variant performance demands. As VDD decreases, transistor drive currents decrease, bringing down the speed of operation of a circuit. A DVS system adjusts the supply voltage, operating the circuit at just enough voltage to meet performance, thereby achieving overall savings in total power consumed.

Figure 5.1aplots the required rate of the system versus the normalized energy required to process one generic block of data. The most straightforward method for saving energy when the workload decreases is to operate at the...


Reference Voltage Digital Circuit Load Voltage Buck Converter Switch Capacitor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. [1]
    V. Gutnik and A. Chandrakasan, “Embedded power supply for low-power DSP,” IEEE Trans. VLSI Syst., vol. 5, no. 4, pp. 425–435, Dec. 1997.CrossRefGoogle Scholar
  2. [2]
    A. Sinha and A. Chandrakasan, “Dynamic power management in wireless sensor networks,” IEEE Design and Test of Computers, vol. 18, no. 2, pp. 62–74, March 2001.CrossRefGoogle Scholar
  3. [3]
    B. Zhai et al., “A 2.6pJ/Inst subthreshold sensor processor for optimal energy efficiency,” in Symp. VLSI Circuits Tech. Dig., pp. 192–193, June 2006.Google Scholar
  4. [4]
    O. Soykan, “Power sources for implantable medical devices,” Medical Device Manufacturing and Technology, 2002.Google Scholar
  5. [5]
    S. Roundy, P.K. Wright, and J. Rabaey, “A study of low level vibrations as a power source for wireless sensor nodes,” Computer Communications, vol. 26, no. 11, pp. 1131–1144, July 2003.CrossRefGoogle Scholar
  6. [6]
    A. Wang and A. Chandrakasan, “A 180-mV Sub-threshold FFT processor using a minimum energy design methodology,” IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 310–319, Jan. 2005.CrossRefGoogle Scholar
  7. [7]
    A. Wang, B. H. Calhoun, and A. P. Chandrakasan, “Sub-Threshold Design for Ultra Low-Power Systems,” New York, Springer, pp. 75-–102, 2006.Google Scholar
  8. [8]
    M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433–1439, Oct. 1989.CrossRefGoogle Scholar
  9. [9]
    J. Kwong, A. P. Chandrakasan, “Variation-driven device sizing for minimum energy sub-threshold circuits,” IEEE Intl. Symp. on Low Power Electronics and Design, 2006. pp. 8–13.Google Scholar
  10. [10]
    A. Srivastava, D. Sylvester, D. Blaauw, “Statistical analysis and optimization for VLSI: timing and power,” New York, Springer, pp. 79–132, 2005.Google Scholar
  11. [11]
    B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, “Analysis and mitigation of variability in subthreshold design,” IEEE Intl. Symp. on Low Power Electronics and Design, pp. 20–25, 2005.Google Scholar
  12. [12]
    J. Pille et al., “Implementation of the CELL broadband engine in a 65 nm SOI technology featuring dual-supply SRAM arrays supporting 6 GHz at 1.3 V,” IEEE ISSCC Dig. Tech. Papers, pp. 322–323, Feb. 2007.Google Scholar
  13. [13]
    N. Verma and A. Chandrakasan, “A 65 nm 8T sub-Vt SRAM employing sense-amplifier redundancy,” IEEE ISSCC Dig. Tech. Papers, pp. 328–329, Feb. 2007.Google Scholar
  14. [14]
    E. Seevinck, F. List and J. Lohstroh, “Static noise margin analysis of MOS SRAM cells,” IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 748–754, Oct. 1987.CrossRefGoogle Scholar
  15. [15]
    M. Agostinelli, et al., “Erratic fluctuations of SRAM cache Vmin at the 90 nm process technology node,” IEDM Dig. Tech. Papers, pp. 671–674, Dec. 2005.Google Scholar
  16. [16]
    R. Rodriguez, et al. “The impact of gate-oxide breakdown on SRAM stability,” IEEE Electron Device Letters, vol. 23, no. 9, pp. 559–561, Sept. 2002.CrossRefGoogle Scholar
  17. [17]
    L. Chang, et al., “A 5.3 GHz 8T-SRAM with operation down to 0.41 V in 65 nm CMOS,” Symp. VLSI Circuits, pp. 252–253, June 2007.Google Scholar
  18. [18]
    B. Calhoun and A. Chandrakasan, “A 256 kb sub-threshold SRAM in 65 nm CMOS,” IEEE ISSCC Dig. Tech. Papers, pp. 628–629, Feb. 2006.Google Scholar
  19. [19]
    T. Pering, T. Burd and R. Brodersen, “The simulation and evaluation of dynamic voltage scaling algorithms,” IEEE Intl. Symp. Low Power Electronics and Design, pp. 76–81, 1998.Google Scholar
  20. [20]
    B. H. Calhoun and A. P. Chandrakasan, “Ultra-dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90 nm CMOS,” IEEE ISSCC Dig. Tech. Papers, pp. 300–301, Feb. 2005.Google Scholar
  21. [21]
    G-Y.Wei and M. Horowitz, “A fully digital, energy-efficient, adaptive power-supply regulator,” IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 520–528, Apr. 1999.CrossRefGoogle Scholar
  22. [22]
    P. Hazucha et al., “Area efficient linear regulator with ultra-fast load regulation,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933–940, Apr. 2005.CrossRefGoogle Scholar
  23. [23]
    J. Xiao, A. Peterchev, J. Zhang and S. Sanders, “A 4 μA-quiescent-current dual-mode buck converter IC for cellular phone applications,” IEEE ISSCC Dig. Tech. Papers, pp. 280–281, Feb. 2004.Google Scholar
  24. [24]
    A. Rao, W. McIntyre, U. Moon and G. C. Temes, “Noise-shaping techniques applied to switched capacitor voltage regulators,” IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 422–429, Feb. 2005.CrossRefGoogle Scholar
  25. [25]
    G. Patounakis, Y. Li and K. L. Shepard, “A fully integrated on-chip DC–DC conversion and power management system,” IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 443–451, Mar. 2004.CrossRefGoogle Scholar
  26. [26]
    Y. K. Ramadass and A. Chandrakasan, “Voltage scalable switched capacitor DC–DC converter for ultra-low-power on-chip applications,” IEEE Power Electronics Specialists Conference, pp. 2353–2359, June 2007.Google Scholar
  27. [27]
    Y. K. Ramadass and A. P. Chandrakasan, “Minimum energy tracking loop with embedded DC–DC converter delivering voltages down to 250 mV in 65 nm CMOS,” IEEE ISSCC Dig. Tech. Papers, pp. 64–65, Feb. 2007.Google Scholar
  28. [28]
    H. P. Forghani-zadeh and G. A. Rincón-Mora, “Current-sensing techniques for DC–DC converters,” Proc. 2002 Midwest Symp. Circuits and Systems (MWSCAS), vol. 2, pp. 577–580, Aug. 2002.Google Scholar
  29. [29]
    G. Bonfini et al., “An ultralow-power switched opamp-based 10-B integrated ADC for implantable biomedical applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 174–177, Jan. 2004.CrossRefGoogle Scholar
  30. [30]
    Y. K. Ramadass and A. P. Chandrakasan, “Minimum energy tracking loop with embedded DC–DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS,” to be published, IEEE J. Solid-State Circuits.Google Scholar
  31. [31]
    A. J. Stratakos, “High-efficiency low-voltage DC–DC conversion for portable applications,” University of California, Berkeley, Ph.D. Thesis, 1998.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2008

Authors and Affiliations

  • Yogesh K. Ramadass
    • 1
  • Joyce Kwong
    • 1
  • Naveen Verma
    • 1
  • Anantha Chandrakasan
    • 1
  1. 1.Massachusetts Institute of TechnologyMassachusetts

Personalised recommendations