Technology Challenges Motivating Adaptive Techniques

  • David Scott
  • Alice Wang
Part of the Series on Integrated Circuits and Systems book series (ICIR)


In the design of an integrated circuit, the designer is faced with the challenge of having circuits and systems function over multiple operating points. From the point of view of performance, the circuit must meet its speed requirements over a range of voltages and temperatures that reflect the environment that the circuit is operating in. Also while the performance requirement must be met at a set of worst-case conditions for speed, the power requirement must be simultaneously met at another set of worst-case conditions for power.

Although each design is unique, the resulting instances of fabricated integrated circuits will number potentially in the billions. In addition, the number of components for each of the integrated circuits will also potentially number in the billions. Every single one of the billions of transistors in every one of the billions of circuits is unique. The success of an integrated circuit design is simply measured by the percentage of the fabricated...


Threshold Voltage Supply Voltage Gate Oxide Leakage Power Adaptive Technique 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. [1]
    L. Clark et al., “An Embedded 32b Microprocessor Core for Low-Power and High-Performance Applications,” IEEE Journal of Solid-State Circuits, Vol. 36, pp. 1599–1608, November 2001.CrossRefGoogle Scholar
  2. [2]
    M. Meijer, F. Pessolano, and J. P. de Gyvez, “Limits to Performance Spread Tuning Using Adaptive Voltage and Body Biasing,” International Symposium on Circuits and Systems, pp. 5–8, May 2005.Google Scholar
  3. [3]
    J. T. Kao, M. Miyazaki, and A. P. Chandrakasan, “A 175-mV Multiply-Accumulate Unit Using an Adaptive Supply Voltage and Body Bias Architecture,” IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, pp. 1545–1554, November 2002.CrossRefGoogle Scholar
  4. [4]
    T. McPherson, R. Averill, D. Balazich, K. Barkley, S. Carey, Y. Chan, Y. H. Chan, R. Crea, A. Dansky, R. Dwyer, A. Haen, D. Hoffman, A. Jatkowski, M. Mayo, D. Merrill, T. McNamara, G. Northrop, J. Rawlins, L. Sigal, T. Slegel, D. Webber, P. Williams, and F. Yee, “760 MHz G6 S/390 Microprocessor Exploiting Multiple Vt and Copper Interconnects,” IEEE International Solid-State Circuits Conference, Vol. XLIII, pp. 96–97, February 2000.Google Scholar
  5. [5]
    S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, “A Dual-Core Multi-Threaded Xeon® Processor with 16 MB L3 Cache,” IEEE International Solid-State Circuits Conference, pp. 102–103, February 2006.Google Scholar
  6. [6]
    D. Scott, “Technology Challenges of Adaptive Techniques”, Microprocessor Forum, IEEE International Solid-State Circuits Conference, February 2007.Google Scholar
  7. [7]
    H. Su, F. Liu, A. Devgan, E. Acar, S. Nassif, “Full Chip Leakage Estimation Considering Power Supply and Temperature Variations,” International Symposium on Low Power Electronics and Design, pp. 78–83, August 25–27, 2003, Seoul, Korea.Google Scholar
  8. [8]
    K. Shakeri and J. D. Meindl, “Compact Physical IR-Drop Models for Chip/Package Co-Design of Gigascale Integration (GSI),” IEEE Transactions on Electron Devices, Vol. 52, No. 6, pp. 1087–1096.Google Scholar
  9. [9]
    T.-C. Ong, M. Levi, P.-K. Ko, C. Hu, “Recovery of Threshold Voltage After Hot-Carrier Stressing,” IEEE Transactions on Electron Devices, Vol. 35, No. 7, pp. 978–984, July 1988.CrossRefGoogle Scholar
  10. [10]
    A. T. Krishnan, V. Reddy,S. Chakravarthi, J. Rodriguez, S. John,S. Krishnan, “NBTI Impact on Transistor and Circuit: Models, Mechanisms and Scaling Effects [MOSFETs],” IEEE IEDM Technical Digest, pp. 349–352, December 2003.Google Scholar
  11. [11]
    H. Mizuno, K. Ishibashi, T. Shimura, T. Hattori, S. Narita, K. Shiozawa, S. Ikeda, and K. Uchiyama, “An 18- A Standby Current 1.8-V 200-MHz Microprocessor with Self-Substrate-Biased Data-Retention Mode,” IEEE Journal of Solid-State Circuits, Vol. 34, No. 11, pp. 1492–1500, November 1999.CrossRefGoogle Scholar
  12. [12]
    Y. Yasuda, N. Kimizuka, Y. Akiyama, Y. Yamagata, Y. Goto, and K. Imai “System LSI Multi-Vth Transistors Design Methodology for Maximizing Efficiency of Body-Biasing Control to Reduce Vth Variation and Power Consumption,” IEDM Technical Digest, pp. 66–71, December 2005.Google Scholar
  13. [13]
    C. C. Hobbs et al., “Fermi Level Pinning at the Polysilicon/Metal Oxide Interface-Part 1,” IEEE Transactions on Electron Devices, Vol. 51, No. 6, pp. 971–977, June 2004.CrossRefMathSciNetGoogle Scholar
  14. [14]
    C.-H. Jan et al., “A 65 nm Ultra Low Power Logic Platform Technology Using Uni-Axial Strained Silicon Transistors,” IEEE IEDM Technical Digest, pp. 60–63, December 2005.Google Scholar
  15. [15]
    T. Chen and S. Naffziger, “Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for Improving Delay and Leakage Under the Presence of Process Variation,” IEEE Transactions on VLSI Systems, Vol. 11, No. 5, pp. 888–899, October 2003.CrossRefGoogle Scholar
  16. [16]
    K. Ishibashi, “Substrate Bias Techniques for SH4,” Short Course on Physical Design for Low Power, High Performance Microprocessor Circuits, 2001 Symposium on VLSI Circuits, 2001.Google Scholar
  17. [17]
    D. Scott, S. Tang, S. Zhao, and M. Nandakumar, “Device Physics Impact on Low Leakage, High Speed DSP Design Techniques,” Proceedings. International Symposium on Quality Electronic Design, pp. 349–354.Google Scholar
  18. [18]
    R. R. Troutman, “VLSI Limitations from Drain-Induced Barrier Lowering,” IEEE Transactions on Electron Devices, Vol. 26, No. 4, pp. 461–469, April 1979.CrossRefGoogle Scholar
  19. [19]
    S. Zhao, S. Tang, M. Nandakumar, D. B. Scott, S. Sridhar, A. Chatterjee, Y. Kim, S.-H. Yang, S.-C. Ai, and S. P. Ashburn, “GIDL Simulation and Optimization for 0.13um, 1.5 V Low Power CMOS Transistor Design,” International Conference on Simulation of Semiconductor Processes and Devices, pp. 43–46, 2002.Google Scholar
  20. [20]
    N. Kimizuka, Y. Yasuda, T. Iwamoto*, I. Yamamoto, K. Takano, Y. Akiyama, and K. Imai, “Ultra-Low Standby Power (U-LSTP) 65-nm Node CMOS Technology Utilizing HfSiON Dielectric and Body-Biasing Scheme,” Symposium on VLSI Technology, Digest of Tech. Papers, pp. 218–219, June 2005.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2008

Authors and Affiliations

  • David Scott
    • 1
  • Alice Wang
    • 2
  1. 1.Taiwan Semiconductor Manufacturing Company Ltd.Taiwan
  2. 2.Texas Instruments

Personalised recommendations