Abstract
Since the beginning of the 80’s schematic entry of digital circuits has been replaced by hardware description languages. This was driven by the spreading use of synthesis tools which needed a language for design entry. To avoid a variety of entry languages the hardware description languages VHDL and Verilog were standardized. The algorithms which can be coded using these languages had been presented graphically in the design of electronic circuits long before.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Hachtel, G. D.; Somenzi, F.: ‘Logic Synthesis and Verification Algorithms’.–Kluwer Academic Publishers, 1996
Mentor-Graphics: ‘Mentor/Renoir Tutorial’ 98.4. Okt. 1998
Summit Design Inc.: ‘Visual HDL User’s Guide’. Beaverton, OR, 1997
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Stockmayer, F., Kreutzer, H. (2003). Graphical Specification of System Behavior. In: Jansen, D. (eds) The Electronic Design Automation Handbook. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-73543-6_5
Download citation
DOI: https://doi.org/10.1007/978-0-387-73543-6_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5369-8
Online ISBN: 978-0-387-73543-6
eBook Packages: Springer Book Archive