Chapter 5 describes the available FPGAcore library I/O functions. The I/O devices include switches, the LCD, a decoder for seven segment LEDs, a multiple output clock divider, VGA output, keyboard input, and mouse input.
In complex hierarchical designs, intellectual property (IP) cores are frequently used. An IP core is a previously developed synthesizable hardware design that provides a widely used function. Commercially licensed IP cores include functions such as microprocessors, microcontrollers, bus interfaces, multimedia and DSP functions, and communications controllers. IP cores promote design reuse and reduce development time by providing common hardware functions for use in a new design.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2008). FPGAcore Library Functions. In: Rapid Prototyping of Digital Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-72671-7_5
Download citation
DOI: https://doi.org/10.1007/978-0-387-72671-7_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-72670-0
Online ISBN: 978-0-387-72671-7
eBook Packages: EngineeringEngineering (R0)