Time in Verilog is a 64-bit unsigned integer. Delays are specified by using a hash mark (#) followed by a number. A delay does not have any indication of what unit of time is being represented.
KeywordsRandom Number Generator Procedural Block Verification Code Tool Vendor Delay Time Unit
Unable to display preview. Download preview PDF.
- 1.SystemVerilog 3.1a Language Reference Manual: Accellera’s Extensions to Verilog, Copyright 2004 by Accellera Organization, Inc., Napa, CA, http://www.eda.org/sv/SystemVerilog_3.1a.pdf.Google Scholar