Decoupling capacitors are widely used to manage power supply noise [242] and are an effective way to reduce the impedance of power delivery systems operating at high frequencies [26], [27]. A decoupling capacitor acts as a local reservoir of charge, which is released when the power supply voltage at a particular current load drops below some tolerable level. Since the inductance scales slowly [207], the location of the decoupling capacitors significantly affects the design of the power/ground networks in high performance integrated circuits such as microprocessors. At higher frequencies, a distributed system of decoupling capacitors are placed on-chip to effectively manage the power supply noise [334].
The efficacy of decoupling capacitors depends upon the impedance of the conductors connecting the capacitors to the current loads and power sources. As described in [200], a maximum parasitic impedance between the decoupling capacitor and the current load (or power source) exists at which the decoupling capacitor is effective. Alternatively, to be effective, an on-chip decoupling capacitor should be placed such that both the power supply and the current load are located inside the appropriate effective radius [200]. The efficient placement of on-chip decoupling capacitors in nanoscale ICs is the subject of this chapter. Unlike the methodology for placing a single lumped on-chip decoupling capacitor presented in Chapter 18, a system of distributed on-chip decoupling capacitors is described in this chapter. A design methodology to estimate the parameters of the distributed system of on-chip decoupling capacitors is also presented, permitting the required on-chip decoupling capacitance to be allocated under existing technology constraints.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2008 Springer Science + Business Media, LLC
About this chapter
Cite this chapter
(2008). Efficient Placement of Distributed On-Chip Decoupling Capacitors. In: Power Distribution Networks with On-Chip Decoupling Capacitors. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-71601-5_19
Download citation
DOI: https://doi.org/10.1007/978-0-387-71601-5_19
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-71600-8
Online ISBN: 978-0-387-71601-5
eBook Packages: EngineeringEngineering (R0)