Cryptographic Algorithms on Reconfigurable Hardware

Part of the series Signals and Communication Technology pp 245-289

Architectural Designs For the Advanced Encryption Standard

* Final gross prices may vary according to local VAT.

Get Access


In this chapter we present some of the most common architectural alternatives to implement Advanced Encryption Standard (AES) in reconfigurable hardware. The first factor to be considered on implementing AES is the application. There are high speed applications like High Definition TV (HDTV) and video conferencing where high performance is required. The target throughput, expressed in gigabits per second (Gbps), must be specified, and to achieve such a high performance we can replicate several functional units to increase parallelism. That would however imply higher power and hardware area requirements.