Modeling Distributed Embedded Systems In MulticlockEsterel

  • Basant Rajan
  • R. K. Shyamasundar
Chapter
Part of the IFIP — The International Federation for Information Processing book series (IFIPAICT, volume 55)

Abstract

In this paper, we show that the paradigm of Multiclock Esterel can be effectively used for the design of asynchronously communicating distributed systems. First we show that the protocol used in Multiclock Esterel for the modeling of VHDL can be used for the design of asynchronous interaction of processes, and an analysis can be made relative to speed or periodicity of the underlying processes for a safe implementation without missing any signals. The analysis also shows that one can arrive at a tradeoff between the periodicity and the buffer requirements on the average over a sequence of periods. Then, we illustrate the modeling of communicating reactive processes (which is essentially a network of Esterel nodes communicating via the rendezvous mechanism) as an instance of Multiclock Esterel.

Keywords

Embedded Systems Multiclock Esterel Synchronous languages. 

References

  1. [1]
    Basant Rajan. Programming Languages: Specification Design of Multiple-Clocked Systems. PhD thesis, Tata Institute of Fundamental Research, 98.Google Scholar
  2. [2]
    Basant Rajan and R.K. Shyamasundar. An Implementation of CRP. In LASTED,Singapore, 97. (Also TIFR/TCS-957 Bombay, India).Google Scholar
  3. [3]
    G. Berry and G. Gonthier. The Esterel Synchronous Programming Language: Design semantics, Implementation. SCP,19(2):87–152, Nov 92.Google Scholar
  4. [4]
    G. Berry, S. Ramesh, and R.K. Shyamasundar. Communicating Reactive Processes. 20 th ACM POPL,pages 85–99, Jan 93.Google Scholar
  5. [5]
    P. Caspi, C. Mazuet, R. Salem, and D. Weber. Formal design of distributed control systems with lustre. In SafeCom99, Sept 1999.Google Scholar
  6. [6]
    Yann Remond F. Maraninchi. Mode-automata: About modes and states for reactive systems. volume ESOP of LNCS Springer-Verlag, 98.Google Scholar
  7. [7]
    H. Kopetz, M.Kucera, D. Millinger, C. Ebner, and I. Smaili. Interfacing time-triggered embedded systems. In Proc. of the Int. Symposium on Internet Technology, pages 180–186, Taipei, Taiwan, Apr 1998.Google Scholar
  8. [8]
    B. Rajan and R.K. Shyamasundar. Networks of preemptible reactive processes: An implementation. In Int. Conf. on VLSI Design, New Delhi, India, Dec 1995.Google Scholar
  9. [9]
    B. Rajan and R.K. Shyamasundar. Multiclock ESTEREL: A reactive framework for asynchronous design. In 13 th Intl. Conf. on VLSI Design, pages 76–83, Calcutta, India, Jan 2000.Google Scholar
  10. [10]
    B. Rajan and R.K. Shyamasundar. Multiclock ESTEREL: An asynchrnous framework for asynchronous design. In Int. Parallel and Distributed Processing Symposium, Cancun, Mexico, May 2000.Google Scholar
  11. [11]
    Basant Rajan, S.A. Dahodwala, T.M. Topiwalla, and R.K Shyamasundar. Time triggered systems in Multiclock ESTEREL’ Manuscript, 2000.Google Scholar
  12. [12]
    S. Ramesh R.K. Shyamasundar. Semantics and verification of hierarchical programs. volume 999 of LNCS, pages 436–461. Springer-Verlag, 1995.Google Scholar
  13. [13]
    T. Pitassi RK Shyamasundar, KT Narayana. Semantics of non-deterministic asynchronous broadcast networks. Information and Computation, 104: 215–252, Jun 1993.MathSciNetCrossRefMATHGoogle Scholar

Copyright information

© IFIP International Federation for Information Processing 2000

Authors and Affiliations

  • Basant Rajan
    • 1
  • R. K. Shyamasundar
    • 2
  1. 1.VERITAS Software India Pvt. Ltd.PuneIndia
  2. 2.School of Technology and Computer ScienceTata Institute of Fundamental ResearchBombayIndia

Personalised recommendations