Advertisement

EXPLORA — Generic Design Space Exploration During Embedded System Synthesis

  • Frank Cieslok
  • Heinrich Esau
  • Jürgen Teich
Chapter
Part of the IFIP — The International Federation for Information Processing book series (IFIPAICT, volume 61)

Abstract

The need for design space exploration on different levels of abstraction during synthesis of electronic systems has received wide attention recently. Unfortunately, there are almost no tools available on the EDA market that allow a designer to enhance his synthesis tool suite by design space exploration capabilities easily. A versatile tool for design space exploration must be targetable to different synthesis tools. Also, different optimization (exploration) algorithms should be able to be connected to such a versatile tool. Here, we present an approach that enables design space exploration with support to couple different exploration algorithms and synthesis tools. Our JAVA based tool called EXPLORA is also able to visualize the exploration results and can be adapted to new problems and abstraction levels within hours.

References

  1. [1]
    T. Blickle, J. Teich, and L. Thiele. System-level synthesis using Evolutionary algorithms. J. Design Automation for Embedded Systems, 3 (1): 23–58, Jan. 1998.CrossRefGoogle Scholar
  2. [2]
    S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by simulated annealing. Science, 220 (4598): 671–680, 1983MathSciNetCrossRefzbMATHGoogle Scholar
  3. [3]
    D. W. Knapp. Digital System Design Using the Synopsys Behavioral Compiler. Prentice Hall, Englewood Cliffs, New Jersey, 1996.Google Scholar
  4. [4]
    J. Teich, E. Zitzler, and S. S. Bhattacharyya. 3D exploration of software schedules for DSP algorithms. In Proc. CODES’99, the 7th Int. Workshop on Hardware/Software Co-Design, pages 168–172, Rome, Italy, May 1999.Google Scholar
  5. [5]
    E. Zitzler, J. Teich, and S. Bhattacharyya. Evolutionary Algorithms for the Synthesis of Embedded Software. J. IEEE Trans. on VLSI Systems, Vol. 8, No. 4, pp. 452–456, August 2000.CrossRefGoogle Scholar
  6. [6]
    E. Zitzler, J. Teich, and S. S. Bhattacharyya. Evolutionary Algorithm Based Exploration of Software Schedules for Digital Signal Processors. Proc. GECCO’99, the Genetic and Evolutionary Computation Conference, Orlando, U.S.A., July 1999.Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2001

Authors and Affiliations

  • Frank Cieslok
    • 1
  • Heinrich Esau
    • 1
  • Jürgen Teich
    • 1
  1. 1.Computer Engineering Lab (DATE)University of PaderbornPaderbornGermany

Personalised recommendations