Abstract
A number of novel VLSI architectures are devised for an H.263 video codec core in terms of low bitrate visual communication. The potential of the practicability for mobile computing has been extremely explored by attempting not only to minimize the total chip area but also to reduce the power consumption to such an extent that the operation frequency can be slowed down to 15MHz. The whole encoding and decoding facilities have been integrated in the die area of 7.66 mm 2 by means of a 0.35m CMOS technology, with the dissipation of 146.60 mW from a single 3.3V supply.
Chapter PDF
References
Brinthaupt, D., Knoblock, J., Othmer, J., Petryna, B., Uyttendaele, M. (1996) A programmable audio/video processor for H.320, H.324, and MPEG, in IEEE ISSCC Digest of Technical Papers, 292–293.
Chen, M. C. and Willson Jr, A. N. (1995) A high accuracy predictive logarithmic motion estimation algorithm for video coding, in Proc. IEEE Int’l Symp. Circuits and Systems, 617–620.
Chen, W. H., Smith, C. H., and Fralick, S. C. (1977) A fast computational algorithm for the discrete cosine transform, IEEE Trans. Communications, COM-25, 9, 1004–1009.
Chan, Y.-L.,and Siu (1995), W.-C. A new block motion vector estimation using adaptive pixel decimation, in Proc. IEEE Intl Conf Acoustics, Speech, and Signal Processing, 2257–2260.
Fujita, G., Onoye, T., and Shirakawa, I. (1997) A new motion estimation core dedicated to H.263 video coding, in Proc. IEEE Intl Symp. Circuits and Systems, to apper.
Golston, J. (1996) Single-chip H.324 videoconferencing, IEEE Micro, 16, 4, 2133.
Hayashi, N., Kitsuki, T., Tamitani, I., Honma, H., Ooi, Y., Miyazaki, T., and Oobuchi, K. (1995) A bidirectional motion compensation LSI with a compact motion estimator, IEICE Trans. Electron, E78-C, 12, 1682–1690.
ITU-T Rec.H.261 (Mar. 1993) Video codec for audiovisual services at p x 64 kbits, International Standard.
ITU-T Rec. H. 262, ISO/IEC 13818–2 (1994) Generic coding of moving pictures and associated audio, Draft International Standard.
ITU-T Rec. H.324 (1995) Terminal for low bitrate multimedia communication, Draft International Standard.
ITU-T Rec. H.263 (1996) Video coding for low bitrate communication, Draft International Standard.
ISO/IEC 11172–2 (1993) Coding of moving pictures and associated audio for digital storage media at up to about 1. 5 Mbit/s, International Standard.
Kim, Y., Rim, C.S. and Min (1995), B. A block matching algorithm with 16:1 subsampling and its hardware design, in Proc. IEEE Int’l Symp. Circuits and Systems, 613–616.
Matsui, Y, Hara, H., Uetani, Y., Kim, L.-S., Nagamatsu, T., Watanabe, Y., Chiba, A., Matsuda, K., and Sakurai, V (1994) A 200MHz 13 mm 2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme, IEEE J. Solid-State Circuits, 29, 12, 1482–1490.
Masaki, T., Morimoto, Y., Onoye, T., and Shirakawa, I. (1995) VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding, IEEE Trans. Circuits and Systems for Video Technology, 5, 5, 387–395.
Okamoto, K., Jinbo, T., Araki, T., Iizuka, Y., Nakajima, H., Takahata, M., Inoue, H., Kurohmaru, S., Yonezawa, T. and Aono, K. (1996) A DSP for DCT-based and wavelet-based video CODEC’s for consumer applications, in Proc. IEEE Custom Integrated Circuits Conference, 359–362.
Onoye, T., Takatsu, M., Fujita, G., and Shirakawa, I. (1995) A VLSI-suited motion estimation algorithm based on macroblock clustering, IEICE Tech. Report, CAS95–43 (in Japanese).
Onoye, T., Fujita, G., Takatsu, M., Shirakawa, I., and Yamai, N. (1996) Single chip implementation of motion estimator dedicated to MPEG2 MP@HL, IEICE Trans. Fundamentals, E79-A, 8, 1210–1216.
Peled, A. and Liu, B. (1974) A new hardware realization of digital filters, IEEE Trans. Accoust., Speech, Signal Processing, ASSP-22, 6, 456–462.
Tanaka, E. and Enomoto, T. (1995) 70mW variable length codec for MPEG2, in Proc. IEICE General Conference,C-577.
Uramoto, S., Inoue, Y., Takabatake, A., Takeda, V, Yamashita,V, Terane, H., and Yoshimoto, M. (1992) A 100MHz 2-D discrete cosine transform core processor, IEEE J. Solid-State Circuits, 27, 4, 492–499.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Miki, M.H., Fujita, G., Kobayashi, T., Onoye, T., Shirakawa, I. (1997). A Low-Power H.263 Video CoDec Core Dedicated to Mobile Computing. In: Reis, R., Claesen, L. (eds) VLSI: Integrated Systems on Silicon. IFIP — The International Federation for Information Processing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35311-1_1
Download citation
DOI: https://doi.org/10.1007/978-0-387-35311-1_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6949-4
Online ISBN: 978-0-387-35311-1
eBook Packages: Springer Book Archive