Advertisement

Power-On Controller for high lifetime wireless sensor nodes

  • Mickaël Cartron
  • Nathaniel Seymour
  • Yannick Bonhomme
Part of the IFIP – The International Federation for Information Processing book series (IFIPAICT, volume 264)

Abstact

Power savings are nowadays crucial in embedded system contexts such as Wireless Sensor Networks (WSN) in order to increase the lifetime of sensor nodes. In this paper, we propose a new hardware structure called “Power-On Controller” (POC) for applying advanced control strategies for the “idle to active” node state transition. The proposed POC allows an optimization of power control by using event accumulation and spatial selectivity mechanisms. These new features allow to reduce the dynamic power consumption of roughly 60% compared to state-of-the-art power management solutions for a typical WSN applicative context, without altering the quality of service. The POC structure can be easily integrated in any sensor node based on system-on-chip design.

Keywords

Sensor Node Wireless Sensor Network Power Control Power Management Processor Core 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. [1]
    Simunic, T.; Benini, L.; Glynn, P.; De Micheli, G., “Event-driven power management,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol.20, no.7, pp.840-857, Jul 2001Google Scholar
  2. [2]
    Chi-Hong Hwang; Wu, A.C.-H., "A predictive system shutdown method for energy saving of event-driven computation," Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM International Conference on , vol., no., pp.28-32, 9-13 Nov 1997Google Scholar
  3. [3]
    Bellosa, F., “The Benefits of Event-Driven Energy Accounting in Power-Sensitive Systems”, Proceeding of the 9th workshop on ACM SIGOPS European workshop, pages 37-42, 2000.Google Scholar
  4. [4]
    Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores Revision B.1, Silicore Corporation, 2001.Google Scholar
  5. [5]
    Roundy, S.; Steingart, D.; Frechette, L.; Wright, P. and Rabaey, J., “Power Sources for Wireless Sensor Networks”. In Wireless Sensor Networks. Springer Berlin / Deidelberg, vol. 2920, pages 1-17, 2004.Google Scholar
  6. [6]
    Chandrakasan, A.P.; Sheng, S.; Brodersen, R.W., "Low-power CMOS digital design," Solid-State Circuits, IEEE Journal of , vol.27, no.4, pp.473-484, Apr 1992Google Scholar
  7. [7]
    Chandrakasan, A.; Min, R.; Bhardwaj, M.; Cho, S.; Wang, A., "Power aware wireless microsensor systems," Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th European, vol., no., pp. 47-54, 24-26 Sept. 2002Google Scholar
  8. [8]
    Texas Instruments, “MSP430x1xx Family User’s Guide, Rev. F”, 2006.Google Scholar
  9. [9]
    Calhoun, B.; Honore, F.; Chandrakasan, A., “Design Methodology for Fine-Grained Leakage Control in MTCMOS”, 2003 International Symposium on Low Power Electronics and Design, Proceedings of the, ACM, pages 104-109, 2003.Google Scholar
  10. [10]
    Ammar, Y.; Buhring, A.; Marzencki, M.; Charlot, B.; Basrour, S.; Matou, K.; Renaudin, M., “Wireless Sensor Network node with asynchronous architecture and vibration harvesting micro power generator”, 2005 joint conference on Smart objects and ambient intelligence: innovative context-aware services: usages and technologies , Proceedings of the, pages 287-292 , 2005.Google Scholar
  11. [11]
    Mohan, Undeland, Robbins, "Power Electronics: Converters, Applications and Design", Wiley, 1989.Google Scholar
  12. [12]
    Crossbow. http://www.xbow.com/Google Scholar
  13. [13]
    Moteiv. http://www.moteiv.com/Google Scholar
  14. [14]
    Convergix. http://www.convergent-electronics.comGoogle Scholar
  15. [15]
    Dr.-Ing. habil. Jochen H. Schiller, Dr.-Ing. Achim Liers, Dr.-Ing. Harmut Ritter. Scatterweb at Free University of Berlin. Institute of Computer Science, Freie Universität Berlin, Germany. Website: http://www.inf.fu-berlin.de/inst/ag-tech/scatterweb_net/index.htmlGoogle Scholar
  16. [16]
    Dust Networks. http://www.dustnetworks.comGoogle Scholar
  17. [17]
    Jennic. http://www.jennic.comGoogle Scholar
  18. [18]
    Sensoria. http://www.sensoria.com/Google Scholar
  19. [19]
    D. Estrin et al. “Embedded, Everywhere: A Research Agenda for Networked Systems of Embedded Computers” National Research Council Report, 2001.Google Scholar
  20. [20]
    Raghunathan, A.; Dey, S.; Jha, N.K., “Register transfer level power optimization with emphasis on glitch analysis and reduction” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.18, no.8, pp.1114-1131, Aug 1999Google Scholar
  21. [21]
    Hempstead, M.; Wei, G.-Y.; Brooks, D., “Architecture and Circuit Techniques for Low- Throughput, Energy-Constrained Systems across Technology Generations” Compilers, Architecture, and Synthesis for Embedded Systems (CASES), IEEE/ACM International Conference on, October 2006Google Scholar
  22. [22]
    Kesharvarzi, A.; Narenda, S. et. al., “Technology scaling behavior of optimum reverse body bias for leakage power reduction in Ics,” Low Power Electronics and Design, Intl. Symp. on, pp. 252-254, 1999.Google Scholar
  23. [23]
    Microchip Technology Inc., “Pic18f2585/4585/2680/4680 data sheet.” [Online]. Available: http://ww1.microchip.com/downloads/en/DeviceDoc/39625b.pdfGoogle Scholar
  24. [24]
    Benini, L.; Bogliolo, A.; De Micheli, G., “A Survey of Design Techniques for System- Level Dynamic Power Management” IEEE Trans. on VLSI Systems, Feb.2000. pp.299-316.Google Scholar
  25. [25]
    Zeitzoff, P.M.; Chung, J.E., “A perspective from the 2003 ITRS: MOSFET scaling trends, challenges, and potential solutions” Circuits and Devices Magazine, IEEE, vol.21, no.1, pp. 4-15, Jan.-Feb. 2005.Google Scholar
  26. [26]
    Elgebaly, M.; Sachdev, M., “Variation-Aware Adaptive Voltage Scaling System” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.15, no.5, pp.560-571, May 2007.Google Scholar
  27. [27]
    Design Compiler Reference Manual, Synopsys, V.11, 2000.Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2008

Authors and Affiliations

  • Mickaël Cartron
    • 1
  • Nathaniel Seymour
    • 1
  • Yannick Bonhomme
    • 1
  1. 1.CEA LISTLaboratoire de Fiabilisation des Syst`mes EmbarquésGif-sur-YvetteFrance

Personalised recommendations