On reconfgurable co-processing units
In the last years reconfigurable computing grew from a niche application to an important R&D scene. But also today most architectures lack essential features for the convenient use as a co-processing unit. E.g. embedded accelerator design with traditional FPGAs is very similar to sophisticated ASIC-design due to the bit-level granularity of FPGAs. In this paper important topics for reconfigurable platforms in multitasking systems are discussed. Run-time programmability as well as rapid application implementation using high-level languages are illustrated. Besides the underlying concepts the hardware implementation of a field-programmable ALU array (FPAA), the KrAA-III, is explained.
Unable to display preview. Download preview PDF.
- [Ha97]R. Hartenstein, et al.: An Embedded Accelerator for Real World Computing; VLSI'97, Gramado, Brazil, August 26-29, 1997.Google Scholar
- [Ha96]R. Hartenstein, et al.: A General Approach in System Design Integrating Reconfigurable Accelerators; Proc. IEEE Int'l Conf. on Innovative Systems in Silicon; Austin, Oct. 96.Google Scholar
- [DH96]Andre DeHon: Reconfigurable Architectures for General-Purpose Computing; Technical Report 1586, MIT Artificial Intelligence Laboratory, September, 1996.Google Scholar
- [Ha95]R. W Hartenstein, et al.: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; ASP-DAC'95, Chiba, Japan, Aug. 29–Sept. l, 1995.Google Scholar
- [YR93]A. Yeung, J. Rabaey: A Reconfigurable Data-Driven Multiprocessor Architecture for Rapid Prototyping of High Throughput DSP Algorithms; HICSS-26, Vol. 1, IEEE Computer Society Press, 1993.Google Scholar
- [GW77]R.C. Gonzalez, P Wintz: Digital Image Processing; Addison-Wesley, USA, 1977.Google Scholar