Advertisement

An FPGA implementation of a matched filter detector for spread spectrum communications systems

  • T. Mathews
  • S. G. Gibb
  • L. E. Turner
  • P. J. W. Graumann
  • M. Fattouche
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1304)

Abstract

The implementation of a matched filter detector (MFD) for use in direct sequence spread spectrum communications is described. First, a brief overview of spread spectrum communications is given, leading to a look at why a matched filter synchronizer is superior to the more commonly used sliding correlator synchronizer. The design requirements for a specific MFD is then given, and the reasons for using an FPGA in this application are examined. Both bit-serial and bit-parallel versions of the circuit were designed. The design process is briefly described and details of individual modules within the design are given. The matched filter detector was implemented in an early Xilinx 4005 FPGA sample. On this older, slower device, the bit-parallel circuit correctly operates with 4-bit input data streams at a rate of 17 MHz; the bit-serial circuit operates at an input rate of 3.4 MHz.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Robert C. Dixon. Spread Spectrum Systems with Commercial Applications, page 220. John Wiley and Sons, New York, NY, 1994.Google Scholar
  2. 2.
    Edward Patton. Hardware implementation of the digital rake transceiver. M. Sc thesis, University of Calgary, Department of Electrical and Computer Engineering, August 1993.Google Scholar
  3. 3.
    B. Kish, J.M. Bauer L.E. Turner, and R. Wheatley. Logsim user's guide. Technical report, University of Calgary, Department of Electrical and Computer Engineering, 1989.Google Scholar
  4. 4.
    Peter Denyer and David Renshaw. VLSI Signal Processing: A Bit Serial Approach. Addison-Wesley, 1985.Google Scholar
  5. 5.
    L.E Turner and P.J.W. Graumann. Rapid hardware prototyping of digital signal processing systems using field programmable gate arrays. International Workshop on Field Programmable Logic, August 1995.Google Scholar
  6. 6.
    P.J. Graumann and L.E. Turner. Specifying and harware prototyping of dsp systems using a register transfer level languae, pipelined bit-serial arithmetic and fpgas. Second Canadian Workshop on Field Programmable Devices, June 1994.Google Scholar
  7. 7.
    I.W. Barker, P. Graumann, and L. Turner. Trans user's guide. Technical report, University of Calgary, Department of Electrical and Computer Engineering, 1993.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1997

Authors and Affiliations

  • T. Mathews
    • 1
  • S. G. Gibb
    • 1
  • L. E. Turner
    • 1
  • P. J. W. Graumann
    • 1
  • M. Fattouche
    • 1
  1. 1.Department of Electrical and Computer EngineeringUniversity of CalgaryCalgaryCanada

Personalised recommendations