An hardware/software partitioning algorithm for custom computing machines
In this paper an Hardware/Software partitioning algorithm is presented. Appropriate cost and performance estimation functions were developed, as well, as techniques for their automated calculation. The partitioning algorithm that explores the parallelism in acyclic code regions is part of a larger tool kit specific for custom computing machines. The tool kit includes a parallelising compiler, an hardware/software partitioning program, as well as, a set of programs for performance estimation and system implementation. It speeds up the computationally intensive tasks using a FPGA based processing platform to augment the functionality of the processor with new operations and parallel capacities. An example was used to demonstrate the proposed partitioning techniques.
Unable to display preview. Download preview PDF.
- P. Athanas and H.Silverman, “Processor reconfiguration trough instructionset metamorphosis: architecture and compiler”, Computer, vol. 28, no. 3,pp. 11–18, March 1993.Google Scholar
- Alfred V. Aho, Ravi Sethi and Jefferey D. Ullman, “Compilers: Principles, Techniques and Tools”, Addison Wesley, 1986.Google Scholar
- Peter M. Athanas, “An Adaptive Machine Architecture and Compiler for Dynamic Processor Reconfiguration”, Technical Report LEMS-101, Brown University, February, 1992.Google Scholar
- Rolf Ernst Jorg Henkel Thomas Benner, “Hardware-Software Co-synthesis for Microcontrollers”, IEEE Design & Test of Computers, December 1993, page 64.Google Scholar
- Rajesh Kumar Gupta, “Co-Synthesis of Hardware and Software for Digital Embedded Systems”, Ph.D. dissertation Stanford University, December 10, 1993.Google Scholar
- D. D. Gajski, Frank Vahid Sanjiv Narayan Jie “Specification and design of embedded systems”, Gong University of California at Irvine. PTR Prentice Hall 1994.Google Scholar
- Anton Chichkov, C. Beltrán Almeida, “Identification and Optimisation of Parallelism in Hardware/Software Partitioning”, International Workshop on Logic and Architecture Synthesis, Grenoble France, December 1996.Google Scholar
- F. Kurdahi, Ms. Min Xu, “Area & Timing Estimation Techniques for Lookup Table-Based FPGA with Application to High-Level Synthesis”, International Workshop on Logic and Architecture Synthesis, Grenoble France, December 1996.Google Scholar
- John L. Hennessy, David A. Patterson, “Computer Architecture a Quantitative Approach”, Morgan Kaufmann Publishers, INC. San Mateo, California.Google Scholar
- Xilinx, “The Programmable Logic Data Book”, 1993.Google Scholar