Technology mapping of LUT based FPGAs for delay optimisation

  • Xiaochun Lin
  • Erik Dagless
  • Aiguo Lu
Design Tools
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1304)


This paper presents a new LUT based technology mapping approach for delay optimisation. To optimise the circuit delay after layout, the wire delays are taken into account in our delay model. In addition, an effective approach is proposed to trade-off the CLB delays and the wire delays so as to minimise the whole circuit delay. The trade-off is achieved in two phases, mapping for area optimisation followed by new delay reduction techniques. Based on a standard set of benchmark examples, experimental results after PPR layout have shown that the proposed approach outperforms state-of-the-art approaches.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Chang, S. C., Sadowska, M., Hwang, T. T.: Technology Mapping for TLU FPGAs Based on Decomposition of Binary Decision Diagrams. IEEE Trans. on ComputerAided Design of Integrated Circuits and Systems, 15(10) (1996) 1226–1235CrossRefGoogle Scholar
  2. 2.
    Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13(1) (1994) 1–12CrossRefGoogle Scholar
  3. 3.
    Cong, J., Ding, Y., Chen, K.: An Optimal Performance-driven Technology Mapping Algorithm for LUT based FPGAs under arbitrary net-delay models. Int. Conf. on Computer-Aided Design and Computer Graphics, (1993) 599–604Google Scholar
  4. 4.
    Cong, J., Ding, Y.: On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping. 30th Design Automation Conference (DAC), (1993) 213–218Google Scholar
  5. 5.
    Cong, J., Huang, Y. Y.: Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design. 33th Design Automation Conference, (1996) 726–729Google Scholar
  6. 6.
    Francis, R. J., Rose, J., Vranesic, Z.: Technology Mapping of Lookup Table Based FPGAs for Performance. IEEE International Conference on Computer-Aided Design, (1991) 568–571Google Scholar
  7. 7.
    Huang, J. D., Jou, J. Y., Shen, W. Z.: An Iterative Area/Performance Trade-Off Algorithm for LUT-Based FPGA Technology Mapping. IEEE International Conference on Computer-Aided Design, (1996) 13–17Google Scholar
  8. 8.
    Xilinx Inc.: The Programmable Gate Array Data Book, (1994)Google Scholar
  9. 9.
    Legl, C., Wurth, B., Eckl, K.: A Boolean Approach to Performance-Directed Technology Mapping for LUT-based FPGA Designs. 33th Design Automation Conference, (1996) 730–733Google Scholar
  10. 10.
    Lu, A.: Logic Synthesis for Field Programmable Gate Arrays. PhD Thesis, University of Bristol (1995)Google Scholar
  11. 11.
    Lu, A., Dagless, E., Saul, J.: DART: Delay and Routability Driven Technology Mapping for LUT Based FPGAs. International Conference on Computer Design (ICCD), (1995) 409–414Google Scholar
  12. 12.
    Lu, A., Dagless, E., Saul, J.: Tradeoff literals against support for Logic Synthesis of LUT based FPGAs. IEE Proceedings on Computers and Digital Techniques, 143(2) (1996) 111–119CrossRefGoogle Scholar
  13. 13.
    Murgai, R., Shenoy, N., Brayton, R. K., Sangiovanni-Vincentelli, A.: Performance Directed Synthesis for Table Look Up Programmable Gate Arrays. IEEE International Conference on Computer-Aided Design, (1991) 572–575Google Scholar
  14. 14.
    Rudell, R.: Logic synthesis for VLSI design. Ph.D thesis, UC Berkeley (1989)Google Scholar
  15. 15.
    Sawkar, P., Thomas, D.: Performance Directed Technology Mapping for Look-Up Table Based FPGAs. 30th Design Automation Conference, (1993) 208–212Google Scholar
  16. 16.
    Schlag, M., Kong, J., Chan, P. K.: Routability-Driven Technology Mapping for Lookup Table-Based FPGAs. International Conference on Computer Design: VLSI in Computer and Processors, (1992) 86–90Google Scholar
  17. 17.
    Sentovich, E., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., Sangiovanni-Vincentelli, A.: SIS: A System for Sequential Circuit Synthesis. Memorandum No. UCB/ERL M/92/41, Electronics Research Laboratory, University of California, Berkeley, (1992)Google Scholar
  18. 18.
    Togawa, N., Sato, M., Ohtsuki, T.: Maple: A simultaneous technology mapping, placement, and global routing algorithm for Field-Programmable Gate Arrays. IEEE International Conference on Computer-Aided Design, (1994) 156–163Google Scholar
  19. 19.
    Wurth, B., Eckl, K., Antreich, K.: Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm. 32th Design Automation Conference, (1995) 54–59Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1997

Authors and Affiliations

  • Xiaochun Lin
    • 1
  • Erik Dagless
    • 1
  • Aiguo Lu
    • 2
  1. 1.Dept. of Electrical & Electronic EngineeringUniversity of BristolUK
  2. 2.Institute of Electronic Design AutomationTechnical University of MunichMunichGermany

Personalised recommendations