An universal CLA adder generator for SRAM-based FPGAs

  • Jörn Stohmann
  • Erich Barke
New Software and Hardware Development Tools
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1142)


In this paper we present an universal module generator for hierarchical carry lookahead adders of any word length which is suitable for most SRAM-based FPGA architectures. We introduce a generic model of SRAM-based FPGAs taking different configurations of the logic blocks into account. Considering the logical structure of CLA adders we efficiently perform technology mapping including an adaptive structure generation process as well as signal flow driven placement and partitioning which is necessary if the macro exceeds the limitations given by the FPGA's pin or CLB count.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Xilinx — X-BLOX — User Guide. 1994Google Scholar
  2. [2]
    Synopsys — DesignWare Components Databook, Version 3.1b, 1994Google Scholar
  3. [3]
    S. Riedel, H.-J. Brand, D. Müller: “Entwicklung und Implementierung eines Algorithmus zur parametergesteuerten Generierung von Zählernetzlisten”, 2. GI/ITG Workshop “Anwenderprogrammierbare Schaltungen”, Karlsruhe, pp. 93–99, 1995Google Scholar
  4. [4]
    A. R. Naseer, M. Balakrishnan, A. Kumar: “An Efficient Technique for Mapping RTL Structures onto FPGAs”, Proc. 4th Int. Workshop on FPGAs, FPL'94, pp. 99–110, 1994Google Scholar
  5. [5]
    Xilinx — The Programmable Gate Array Data Book, 1994Google Scholar
  6. [6]
    F. Dresig, O. Rettig, U. Baitinger: “Logic Synthesis for Universal Logic Cells”, in “FPGAs”, W. R. Moore & Luk (eds.), Abingdon EE&CS Books, pp. 179–190 1991Google Scholar
  7. [7]
    K. Hwang: “Computer Arithmetic — Principles, Architecture, and Design”, John Wiley & Sons, 1979Google Scholar
  8. [8]
    M. J. Alexander, J. P. Cohoon, J. L. Ganley, G. Robins: “Performance-Oriented Placement and Routing for Field-Programmable Gate Arrays”, IEEE Proc. of European Design Automation Conf., Brighton, pp. 80–85, 1995Google Scholar
  9. [9]
    K. Zhu, D. F. Wong: “Clock Skew Minimization During FPGA Placement”, Proc. of ACM/IEEE Design Automation Conf.,San Diego, pp. 232–237, 1994Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1996

Authors and Affiliations

  • Jörn Stohmann
    • 1
  • Erich Barke
    • 1
  1. 1.IMS - Institute of Microelectronic SystemsUniversity of HanoverHanoverGermany

Personalised recommendations