A new FPGA technology mapping approach by cluster merging

  • Kang Yi
  • Chu-Shik Jhon
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1142)


In this paper, a new technology mapping method based on the cluster merging is proposed. It provides better global view on optimal technology mapping and formalization. In addition, it supports both MUX-based and LUT-based FPGA allowing various cost functions. Experimental results on MCNC benchmarks show that our approach produces the best results for MUX-based FPGA case in terms of cell count.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    R. Murgai, Y. Nishizaki, N. Shenoy, R. K. Brayton and A. Sangiovanni-Vincentelli, “Logic Synthesis for Programmable Gate Arrays”, Proc 27th Design Automation Conference, pp. 620–625, June 1990.Google Scholar
  2. 2.
    R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, “An Improved Synthesis Algorithm for Multiplexor-based PGA's”, Proc 29th Design Automation Conference, pp. 380–386, 1992.Google Scholar
  3. 3.
    S. Ercolani and G. D. Micheli, “Technology Mapping for Electrically Programmable Gate Arrays”, Proc. 28th Design Automation Conference, pp. 234–239, June 1991.Google Scholar
  4. 4.
    K. Karplus, “A-map: A Technology Mapper for Selector-based Field Programmable Gate Arrays”, Proc. 28th Design Automation Conference, pp. 244–247, June 1991.Google Scholar
  5. 5.
    Actel Inc. The Actel FPGA Data Book, Sunnyvale, Califonia, 1993Google Scholar
  6. 6.
    M. R. Garey and D. S. Johnson, Computers and Intractability, Freeman, 1979.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1996

Authors and Affiliations

  • Kang Yi
    • 1
  • Chu-Shik Jhon
    • 1
  1. 1.Department of Computer EngineeringSeoul National UniversityKorea

Personalised recommendations