A virtual hardware operating system for the Xilinx XC6200
Computer operating systems relieve a user of the responsibility for managing physical resources, such as processors, memory and input/output devices. The evolution of FPGA technology means that a new resource is available — it is accessed like memory, but can behave like a flexible processor or input/output device. There is a rôle for an operating system in making this resource easy to use, by managing it on behalf of a user. This paper explores the issues involved in such management, in particular the problems involved in presenting a software-oriented user with a larger virtual hardware resource that is implemented using smaller physical FPGA hardware. A prototype operating system, that demonstrates operational solutions to the problems using the Xilinx XC6200 FPGA, is described.
KeywordsCell Array Virtual Memory Configuration Data Partial Reconfiguration Virtual Hardware
Unable to display preview. Download preview PDF.
- 1.Brebner: “The SPODE circuit design library for the XC6200,” Internal report, Department of Computer Science, University of Edinburgh, 1996.Google Scholar
- 2.Brebner and Gray: “Use of reconfigurability in variable-length code detection at video rates,” Proc. 5th International Workshop on Field Programmable Logic and Applications, Springer-Verlag 1995.Google Scholar
- 3.Eldredge and Hutchings: “RRANN: a hardware implementation of the backpropagation algorithm using reconfigurable FPGAs,” Proc. IEEE International Conference on Neural Networks, 1994.Google Scholar
- 4.Hadley and Hutchings: “Design methodologies for partially reconfigured systems,” Proc. IEEE Workshop on FPGAs for Custom Computing Machines, 1995.Google Scholar
- 5.Kean, Churcher and Wilkie: “XC6200 fastmap processor interface,” Proc. 5th International Workshop on Field Programmable Logic and Applications, 1995.Google Scholar
- 6.Kwok: “An investigation of virtual hardware using FPGA technology,” Honours year dissertation, Department of Computer Science, University of Edinburgh, 1996.Google Scholar
- 7.Lysaght, Stockwood, Law and Girma: “Artificial neural network implementation on a fine-grained FPGA,” Proc. 4th International Workshop on Field Programmable Logic and Applications, 1994.Google Scholar
- 8.Wirthlin and Hutchings: “Implementation approaches for run-time reconfiguration,” Proc. 5th International Workshop on Field Programmable Logic and Applications, 1995.Google Scholar