Abstract
We suggest that the productivity of FPGA users can be improved by adopting design libraries which are optimally implemented, rich in variety, easy to use, compatible with incremental development techniques and carefully validated. These requirements motivate our research into a framework for developing FPGA libraries involving the industrial-standard VHDL language and the declarative language Ruby. This paper describes the main elements in our framework, and illustrates its application to the Xilinx 6200 series FPGAs.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
M. Aubury and W. Luk, “Binomial filters”, Journal of VLSI Signal Processing, Vol. 12, No. 1, January 1996, pp. 35–50.
P.Y.K. Cheung, W. Luk and P.I. Mackinlay, “Hardware-software cosynthesis for the Riley system”, in Hardware-Software Cosynthesis for Reconfigurable Systems, IEE Digest 96/036, 1996, pp. 10/1–10/5.
S. Churcher, T. Kean and B. Wilkie, “The XC6200 FastMap processor interface”, in Field Programmable Logic and Applications, W. Moore and W. Luk (eds.), LNCS 975, Springer, 1995, pp. 36–43.
S. Guo and W. Luk, “Compiling Ruby into FPGAs”, in Field Programmable Logic and Applications, W. Moore and W. Luk (eds.), LNCS 975, Springer, 1995, pp. 188–197.
G. Jones and M. Sheeran, “Circuit design in Ruby,” in Formal Methods for VLSI Design, J. Staunstrup (ed.), North-Holland, 1990, pp. 13–70.
W. Luk, G. Jones and M. Sheeran, “Computer-based tools for regular array design”, in Systolic Array Processors, J. McCanny, J. McWhirter and E. Swartzlander (eds.), Prentice-Hall International, 1989, pp. 589–598.
W. Luk, “Systematic serialisation of array-based architectures”, Integration, the VLSI Journal, Vol. 14, No. 3, February 1993, pp. 333–360.
W. Luk, “Systematic pipelining of processor arrays,” in Transformational Approaches to Systolic Design, G.M. Megson (ed.), Chapman and Hall Parallel and Distributed Computing Series, 1994, pp. 77–98.
W. Luk and T. Wu, “Towards a declarative framework for hardware-software codesign”, in Proc. Third International Workshop on Hardware/Software Codesign, IEEE Computer Society Press, 1994, pp. 181–188.
W. Luk, “A declarative approach to incremental custom computing”, in Proc. IEEE Symposium on FPGAs for Custom Computing Machines, P. Athanas and K.L. Pocek (eds.), IEEE Computer Society Press, 1995, pp. 164–172.
W. Luk, N. Shirazi and P.Y.K. Cheung, “Modelling and optimising run-time reconfigurable systems”, in Proc. IEEE Symposium on FPGAs for Custom Computing Machines, K.L. Pocek and J. Arnold (eds.), IEEE Computer Society Press, 1996.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Luk, W., Guo, S., Shirazi, N., Zhuang, N. (1996). A framework for developing parametrised FPGA libraries. In: Hartenstein, R.W., Glesner, M. (eds) Field-Programmable Logic Smart Applications, New Paradigms and Compilers. FPL 1996. Lecture Notes in Computer Science, vol 1142. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61730-2_3
Download citation
DOI: https://doi.org/10.1007/3-540-61730-2_3
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61730-3
Online ISBN: 978-3-540-70670-0
eBook Packages: Springer Book Archive