Advertisement

Key issues for user acceptance of FPGA design tools

  • Albrecht Ditzinger
  • Ralph Remme
Vendor Session
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1142)

Abstract

There is hardly a field in the EDA community where latest research activities and real use of tools is so divergent as in the case of synthesis for FPGAs. Latest research work for FPGA synthesis and also available tools are quickly proceeding towards the third level of synthesis, behavioral synthesis. On the other hand, the majority of FPGA designs is still done today using schematic entry. This paper first enumerates some potential reasons for the reluctance of FPGA designers to use synthesis tools. After that, some important prerequisites are discussed which the author considers absolutely necessary to improve the acceptance of synthesis tools amongst FPGA designers.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    GOERING, RICHARD: The Verilog FPGA quandry. EE-Times April 10th, 1995, p. 64.Google Scholar
  2. [2]
    The European Market for PLDs & FPGAs. Intex Management Services, Northants, England, 1994.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1996

Authors and Affiliations

  • Albrecht Ditzinger
    • 1
  • Ralph Remme
    • 1
  1. 1.ISDATA GmbHKarlsruheGermany

Personalised recommendations