Skip to main content
Book cover

International Workshop on Field Programmable Logic and Applications

FPL 1996: Field-Programmable Logic Smart Applications, New Paradigms and Compilers pp 146–155Cite as

FPGA implementation of the block-matching algorithm for motion estimation in image coding

Applications

Part of the Lecture Notes in Computer Science book series (LNCS,volume 1142)

Abstract

In this paper we describe an FPGA implementation of a previously proposed architecture that performs motion estimation in image coding using the full-search Block-Matching algorithm. The emphasis of this work is to evaluate the suitability of this technology to solve the motion estimation problem (one of the most demanding parts of the image coding process). The result is a two-FPGA implementation that performs at 925 MOPS.

Keywords

  • Motion Estimation
  • Clock Frequency
  • Search Area
  • Image Code
  • FPGA Implementation

These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

This is a preview of subscription content, access via your institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • DOI: 10.1007/3-540-61730-2_15
  • Chapter length: 10 pages
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
eBook
USD   84.99
Price excludes VAT (USA)
  • ISBN: 978-3-540-70670-0
  • Instant PDF download
  • Readable on all devices
  • Own it forever
  • Exclusive offer for individuals only
  • Tax calculation will be finalised during checkout
Softcover Book
USD   109.00
Price excludes VAT (USA)
Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. P. Pirsch, N. Demassieux, W. Gehrke. “VLSI Architectures for Video Compression-A Survey”. Proceedings of the IEEE. Vol. 83 No 2. Feb 1995.

    Google Scholar 

  2. M. Liu. “Overview of the p×64 Kbits/s Video Coding Standard”. Communications of the ACM. Vol. 34,n∘ 4, April 1991.

    Google Scholar 

  3. CCITT. Recommendation H.261. Dec. 1990. “Line transmission on non-telephone signals. Video codec for audiovisual services at p × 64 kbit/s”.

    Google Scholar 

  4. K. Guttag et al. “A single-Chip Multiprocessor For Multimedia: The MVP”. IEEE Computer Graphics and Applications. Nov, 1992. pp 53–64.

    Google Scholar 

  5. “STI3220 Motion Estimation Processor”. Advance data. July 1992. SGS-Thomson.

    Google Scholar 

  6. “L64720 Video Motion Estimation Processor (MEP)”. May 1994. LSI Logic.

    Google Scholar 

  7. C. Sanz, M.J. Garrido, J.M. Meneses. “VLSI Architecture for Motion Estimation using the Block-Matching Algorithm” European Design & Test Conference. Paris. France 1996.

    Google Scholar 

  8. D. Le Gall. “MPEG: A video Compression Standard for Multimedia Applications”. Communications of the ACM. Vol 34, n∘ 4, April 1991

    Google Scholar 

  9. ISO/IEC JTC1/SC29. Recommendation H.262. Nov. 1993. “Generic Coding of Moving Pictures and Associated Audio”.

    Google Scholar 

  10. T. Komarek, P. Pirsch. “Array Architectures for Block Matching Algorithms”. IEEE Trans. on Circuits and Systems. Vol 36, No 10, Oct 1989.

    Google Scholar 

  11. K.M. Yang, M.T. Sun, L. Wu. “A Family of VLSI Designs for the Motion Compensation Block-Matching Algorithm”. IEEE Trans. on Circuits and Systems. Vol 36, No 10, Oct 1989.

    Google Scholar 

  12. Xilinx. The Programmable Logic Data Book, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dpto. de Sistemas Electrónicos y de Control, E.U.I.T. Telecomunicación, Espagne

    César Sanz

  2. Dpto. de Ingeniería Electrónica, E.T.S.I. Telecomunicación Technical University of Madrid, Espagne

    Laura de Zulueta & Juan M. Meneses

Authors
  1. César Sanz
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Laura de Zulueta
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Juan M. Meneses
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

    Rights and permissions

    Reprints and Permissions

    Copyright information

    © 1996 Springer-Verlag Berlin Heidelberg

    About this paper

    Cite this paper

    Sanz, C., de Zulueta, L., Meneses, J.M. (1996). FPGA implementation of the block-matching algorithm for motion estimation in image coding. In: Hartenstein, R.W., Glesner, M. (eds) Field-Programmable Logic Smart Applications, New Paradigms and Compilers. FPL 1996. Lecture Notes in Computer Science, vol 1142. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61730-2_15

    Download citation

    • DOI: https://doi.org/10.1007/3-540-61730-2_15

    • Published:

    • Publisher Name: Springer, Berlin, Heidelberg

    • Print ISBN: 978-3-540-61730-3

    • Online ISBN: 978-3-540-70670-0

    • eBook Packages: Springer Book Archive