Abstract
We propose a class hierarchy for loops in a loop nest. Its purpose is to help identify the proper code generation methods for a space-time mapped nest. We illustrate the hierarchy and its use on a loop nest for computing the reflexive transitive closure of a graph.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
U. Banerjee. Loop Transformations for Restructuring Compilers: The Foundations. Kluwer, 1993.
P. Boulet, M. Dijon, E. Lequiniou, and T. Risset. Reference manual of the Bouclettes parallelizer. Technical Report 94-04, Laboratoire de l'Informatique du Parallélisme, Ecole Normale Supérieure de Lyon, October 1994.
J.-F. Collard. Automatic parallelization of while-loops using speculative execution. Int. J. Parallel Programming, 23(2):191–219, 1995.
J.-P. Collard and M. Griebl. Generation of synchronous code for automatic parallelization of while loops. In S. Haridi, K. Ali, and P. Magnusson, editors, EURO-PAR '95 Parallel Processing, Lecture Notes in Computer Science 966, pages 315–326. Springer-Verlag, August 1995.
A. Darte. Regular partitioning for synthesizing fixed-size systolic arrays. INTEGRATION, 12(3):293–304, December 1991.
A. Darte and F. Vivien. Automatic parallelization based on multi-dimensional scheduling. Technical Report 94-24, Laboratoire de l'Informatique du Parallélisme, Ecole Normale Supérieure de Lyon, September 1994.
P. Feautrier. Parametric integer programming. Operations Research, 22(3):243–268, 1988.
P. Feautrier. Some efficient solutions to the affine scheduling problem. Part I. One-dimensional time. Int. J. Parallel Programming, 21(5):313–348, October 1992.
P. Feautrier. Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time. Int. J. Parallel Programming, 21(6):389–420, October 1992.
M. Griebl and J.-F. Collard. Generation of synchronous code for automatic parallelization of while loops. In S. Haridi, K. Ali, and P. Magnusson, editors, EUROPAR '95, Lecture Notes in Computer Science 966, pages 315–326. Springer-Verlag, 1995.
M. Griebl and C. Lengauer. On the space-time mapping of WHILE-loops. Parallel Processing Letters, 4(3):221–232, September 1994.
M. Griebl and C. Lengauer. A communication scheme for the distributed execution of loop nests with while loops. Int. J. Parallel Programming, 23(5):471–495, 1995.
W. Kelly, W. Pugh, and E. Rosser. Code generation for multiple mappings. Technical Report CS-TR-3317, Dept. of Computer Science, Univ. of Maryland, 1994.
H. Le Verge, C. Mauras, and P. Quinton. The ALPHA language and its use for the design of systolic arrays. J. VLSI Signal Processing, 3:173–182, 1991.
C. Lengauer. Loop parallelization in the polytope model. In E. Best, editor, CONCUR'93, Lecture Notes in Computer Science 715, pages 398–416. Springer-Verlag, 1993.
C. Lengauer and M. Griebl. On the parallelization of loop nests containing while loops. In N. N. Mirenkov, Q.-P. Gu, S. Peng, and S. Sedukhin, editors, Proc. 1st Aizu Int. Symp. on Parallel Algorithm/Architecture Synthesis (pAs'95), pages 10–18. IEEE Computer Society Press, 1995.
P. Quinton and Y. Robert. Systolic Algorithms and Architectures. Prentice-Hall, 1990.
J.-P. Sheu and T.-H. Tai. Partitioning and mapping nested loops on multiprocessor systems. IEEE Trans. on Parallel and Distributed Systems, 2:430–439, 1991.
J. Teich and L. Thiele. Partitioning of processor arrays: A piecewise regular approach. INTEGRATION, 14(3):297–332, 1993.
P. P. Tirumalai, M. Lee, and M. S. Schlansker. Parallelization of while loops on pipelined architectures. J. Supercomputing, 5:119–136, 1991.
S. Wetzel. Automatic code generation in the polytope model. Diplomarbeit, Fakultät für Mathematik und Informatik, Universität Passau, 1995.
R. P. Wilson, R. S. French, C. S. Wilson, S. P. Amarasinghe, J. M. Anderson, S. W. K. Tjiang, S.-W. Liao, C.-W. Tseng, M. W. Hall, M. S. Lam, and J. L. Hennessy. SUIF: An infrastructure for research on parallelizing and optimizing compilers. In Proc. Fourth ACM SIGPLAN Symp. on Principles & Practice of Parallel Programming (PPoPP), pages 31–37. ACM Press, 1994.
M. Wolfe. The Tiny loop restructuring research tool. In H. D. Schwetman, editor, Proc. Int. Conf. on Parallel Processing, volume II, pages 46–53. CRC Press, 1991.
Y. Wu and T. G. Lewis. Parallelizing while loops. In D. A. Padua, editor, Proc. Int. Conf. on Parallel Processing, volume II, pages 1–8. Pennsylvania State University Press, 1990.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Griebl, M., Lengauer, C. (1996). Classifying loops for space-time mapping. In: Bougé, L., Fraigniaud, P., Mignotte, A., Robert, Y. (eds) Euro-Par'96 Parallel Processing. Euro-Par 1996. Lecture Notes in Computer Science, vol 1123. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61626-8_64
Download citation
DOI: https://doi.org/10.1007/3-540-61626-8_64
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61626-9
Online ISBN: 978-3-540-70633-5
eBook Packages: Springer Book Archive