Using on-the-fly verification techniques for the generation of test suites

  • Jean -Claude Fernandez
  • Claude Jard
  • Thierry Jéron
  • César Viho
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1102)


In this paper we attempt to demonstrate that on-the-fly techniques, developed in the context of verification, can help in deriving test suites. Test purposes are used in practice to select test cases according to some properties of the specification. We define a consistency pre-order linking test purposes and specifications. We give a set of rules to check this consistency and to derive a complete test case with preamble, postamble, verdicts and timers. The algorithm, which implements the construction rules, is based on a depth first traversal of a synchronous product between the test purpose and the specification. We shortly relate our experience on an industrial protocol with TGV, a first prototype of the algorithm implemented as a component of the C ADP toolbox.


  1. [ALHH93]
    B. Algayres, Y. Lejeune, F. Hugonnet, and F. Hantz. The AVALON project: A VALidatiON Environment For SDL/MSC Descriptions. In 6th SDL Forum, Darmstadt, 1993.Google Scholar
  2. [Bri88]
    E. Brinksma. A theory for the derivation of tests. In S. Aggarval and K. Sabnani, editors, Protocol Specification, Testing and Verification VIII, IFIP, pages 63–74. Elsevier Science Publishers, B.V., North-Holland, 1988.Google Scholar
  3. [CCI88]
    CCITT/SGx/WP3-1, Specification and Description Language, SDL. CCITT Recommendation Z.100, 1988.Google Scholar
  4. [CGPT95]
    M. Clatin, R. Groz, M. Phalippou, and R. Thummel. Two approaches linking a test generation tool with verification techniques. In A. Cavalli and S. Budkowski, editors, 8th Int. Workshop on Protocols Test Systems, Evry, France, pages 159–174, September 1995.Google Scholar
  5. [CVWY90]
    C. Courcoubetis, M. Vardi, P. Wolper, and M. Yannakakis. Memory efficient algorithms for the verification of temporal properties. In E.M. Clarke and R.P. Kurshan, editors, Computer Aided Verification, 2nd International Workshop, CAV'90, New Brunswick, NJ, USA. Springer Verlag, LNCS 531, 1990.Google Scholar
  6. [FGM+92]
    J.-C. Fernandez, H. Garavel, L. Mounier, A. Rasse, C. Rodriguez, and J. Sifakis. A Tool Box for the Verification of Lotos Programs. In 14th International Conference on Software Engineering, Melbourne, Australia, May 1992.Google Scholar
  7. [FJJV96]
    J.-C. Fernandez, C. Jard, T. Jéron, and G. Viho. An experiment in automatic generation of test suites for protocoles with verification technology. under revision for SCP, 1996.Google Scholar
  8. [FM91]
    J.-C. Fernandez and L. Mounier. On the fly verification of behavioral equivalences and preorders. In K.G. Larsen and A. Skou, editors, Computer Aided Verification, 3rd International Workshop, CAV'91, Aalborg, Denmark, pages 181–190. Springer Verlag, LNCS 575, June 1991.Google Scholar
  9. [FMJJ92]
    J.-C. Fernandez, L. Mounier, C. Jard, and T. Jéron. On-the-fly verification of finite transition systems. Formal Methods in System Design, 1:251–273, 1992. Kluwer Academic Publishers.Google Scholar
  10. [ISO92]
    OSI-Open Systems Interconnection, Information Technology — Open Systems Interconnection Conformance Testing Methodology and Framework — Part 1: General Concept — part 2: Abstract Test Suite Specification — part 3: The Tree and Tabular Combined Notation (TTCN). International Standard ISO/IEC 9646-1/2/3, 1992.Google Scholar
  11. [JJ89]
    C. Jard and T. Jéron. On-line model-checking for finite linear temporal logic specifications. In J. Sifakis, editor, Automatic Verification Methods for Finite State Systems, International Workshop, Grenoble, France, pages 275–285. Springer-Verlag, LNCS 407, June 1989.Google Scholar
  12. [JJ91]
    C. Jard and T. Jéron. Bounded memory algorithms for verification on the fly. In K.G. Larsen and A. Skou, editors, Computer Aided Verification, 3rd International Workshop, CAV'91, Aalborg, Denmark, pages 192–202. Springer Verlag, LNCS 575, June 1991.Google Scholar
  13. [Pha94a]
    M. Phalippou. Relations d'implantations et Hypothèses de Test sur des automates à entrées et sorties. Thèse de doctorat, Université de Bordeaux, France, 1994.Google Scholar
  14. [Pha94b]
    M. Phalippou. Test sequence using Estelle or SDL structure information. In FORTE'94, Berne, October 1994.Google Scholar
  15. [Tre95]
    J. Tretmans. Testing Labelled Transition Systems with Inputs and Outputs. In A. Cavalli and S. Budkowski, editors, 8th Int. Workshop on Protocols Test Systems, Evry, France, pages 461–476, September 1995.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1996

Authors and Affiliations

  • Jean -Claude Fernandez
    • 1
  • Claude Jard
    • 2
  • Thierry Jéron
    • 2
  • César Viho
    • 2
  1. 1.Vérimag, Miniparc ZirstMontbonnot Saint-MartinFrance
  2. 2.IRISA/PampaRennesFrance

Personalised recommendations