The CSYN verilog compiler and other tools
The CSYN Verilog compiler was written by Dr Greaves in early 1994 as a vehicle for research in logic synthesis algorithms and to support experimental extensions to the Verilog language to test high-level specification techniques. A basic version of CSYN is in use at a number of local companies for industrial PPGA design. This paper describes CSYN and its use with Xilinx devices for teaching. To extend this work, we are defining formal semantics for Verilog, both for simulation and compilation into hardware. This paper reports the performance of CSIM, an X-windows Verilog simulator based on the formal simulation semantics and expresses the desire for a general purpose semantics for Verilog, which can help prove the equivalance of different implementations of a module.
Unable to display preview. Download preview PDF.
- 1.Newson, A., Milway D.: Cambridge HDL and FDL Reference Manual http://www.cl.carn.ac.uk/users/djg/ecadteachGoogle Scholar
- 2.Greaves, D.J.,: The CSYN Verilog Compiler and other tools — Professional Reference Manual. http://www.cl.cam.ac.uk/users/djgGoogle Scholar
- 3.Temple, S.,: The Xilinx Teaching Board http://www.cl.cam.ac.uk/users/djg/ecadteachGoogle Scholar
- 4.Muroga, S., Kambayashi, Y., Lai, H.C., Culliney, J.N.,: The Transduction Method — Design of Logic Networks Based on Permissible Functions. IEEE Transactions on Computers, Vol 38 No. 10 October 1989.Google Scholar
- 5.Newson, A., Milway D.: The ORL XSIM Simulator Manual On http://www.cl.cam.ac.uk/users/djg/ecadteachGoogle Scholar
- 6.Gordon, M.J.C.,: The Semantic Challenge of Verilog HDL. Tenth Annual IEEE Symposium on Logic in Computer Science (LICS'95), June 26–29, 1995, San Diego, California. On http://www.cl.cam.ac.uk/users/mjcg/Verilog.Google Scholar
- 7.IEEE 1364. Section 5-Scheduling Semantics. Draft Standard Verilog HDL. Draft standards document. On http://www.cl.cam.ac.uk/users/mjcg/Verilog.Google Scholar
- 8.Greaves, D.J., Gordon, M.J.C,: Checking Equivalence Between Synthesised Logic and Non-Synthesisable Behavioural Prototypes. A three year EPSEC research project. On http://www.cl.cam.ac.uk/users/mjcg/Verilog.Google Scholar