An automatic technique for realising user interaction processing in PLD based systems
This paper has described how a shift-reduce parser can be implemented in hardware. Of more significance is the way in which the architecture has been tailored to the specific logical structures of fpgas. The paper then describes how the hardware can be constructed automatically by analysing the output of the compiler-compiler. Although the example cited in the paper very simple the method has been used to develop sophisticated user interfaces for domestic electronic equipment. Whilst the Xilinx fpga is used in this paper studies are continuing to examine other types. With the current implementation this design takes approximately 90 CLBs to realise, it is expected that finer grain fpgas could offer some interesting advantages.
Unable to display preview. Download preview PDF.
- 1.YACC yet another Compiler-Compiler Chapter 10 Programming Utilities and Libraries, Sun Micro Systems.Google Scholar
- 2.Aho and Ullman — Principles of Compiler Design, Addison Wesley.Google Scholar
- 3.Dimond, K. R. Integrated Circuit Structures for Processing Man-machine interactions. pp 347–350 IEEE ISCAS 1987 Philadelphia.Google Scholar