Delay minimal mapping of RTL structures onto LUT based FPGAs

  • A. R. Naseer
  • M. Balakrishnan
  • Anshul Kumar
Part of the Lecture Notes in Computer Science book series (LNCS, volume 975)


This paper presents an approach for mapping data paths onto FPGAs minimizing delay. The approach exploits the regularity of data path components. It involves slicing the components and generating ”realizable cones” from slices of one or more connected components. The objective in delay minimization is to cover the RTL structure with realizable cones in such a way that the maximum path length is minimized. A parameter called delay benefit is defined for each cone based on its potential to reduce the path delay. A greedy heuristic is employed to cover the current critical path with cones having maximal delay benefit. Experimental results are shown to demonstrate delay reduction obtained by this approach.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    A. R. Naseer, M. Balakrishnan and Anshul Kumar, FAST: FPGA targeted RTL structure Synthesis Technique, Proc. IEEE/ACM 7th Int. Conf. on VLSI Design'94 January 1994, pp. 21–24Google Scholar
  2. 2.
    A. R. Naseer, M. Balakrishnan and Anshul Kumar, A technique for synthesizing Data Part using FPGAs, Proc. IEEE/ACM/SIGDA 2nd Int. Workshop on Field Programmable Gate Arrays, Berkeley, February 1994.Google Scholar
  3. 3.
    A. R. Naseer, M. Balakrishnan and Anshul Kumar, An efficient technique for Mapping RTL structures onto FPGAs, Proc. 4th Int. Workshop on Field Programmable Logic and Applications, Prague, September 1994, Lecture Series in Computer Science, Springer Verlag, vol. 849, pp 99–110.Google Scholar
  4. 4.
    M. Balakrishnan, A. R. Naseer and Anshul Kumar,Optimal Clock Period for synthesized Data Paths, Fachbereich Informatik Technical Report No. 574, University of Dortmund, Germany, April, 1995.Google Scholar
  5. 5.
    R. J. Francis, J. Rose, Z. Vranesic, Technology Mapping of Look-up Table- Based FPGAs for performance, Proc. Int. Conf. on CAD, 1991, pp.568–571.Google Scholar
  6. 6.
    R. Murgai et al., Performance-Directed Synthesis for Table Look-up Programmable Gate Arrays, Proc. Int. Conf. on CAD, 1991, pp. 572–575.Google Scholar
  7. 7.
    J. Cong and Y. Deng, FlowMap: An optimal Technology Mapping algorithm for Delay Optimization in LookUp-Table based FPGA designs, IEEE Trans. in CAD, vol. 13, No. 1, January 1994, pp. 1–12.Google Scholar
  8. 8.
    M. V. Rao, M. Balakrishnan and Anshul Kumar, ”DESSERT: Design Space Exploration of RT Level Components”, Proc. IEEE/ACM 6th Int. Conf. on VLSI Design'93, January 1993, pp. 299–303.Google Scholar
  9. 9.
    Anshul Kumar et al. ”IDEAS: A Tool for VLSI CAD”, IEEE Design and Test, 1989, pp.50–57.Google Scholar
  10. 10.
    Xilinx Programmable Gate Array Users' Guide, 1994 Xilinx, Inc.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1995

Authors and Affiliations

  • A. R. Naseer
    • 1
  • M. Balakrishnan
    • 1
  • Anshul Kumar
    • 1
  1. 1.Department of Computer Science and EngineeringIndian Institute of TechnologyDelhi New Delhi

Personalised recommendations